ApplySarthi

Senior Lead Engineer - STA

Nxp

Tailor my CV for this job, freeView job and applyYour CV rewritten for this role, from your real experience. Sign in with Google, nothing to install.

Got this interview? Our apps help you get the job.

Prep SarthiFree 7-min demoPractise this interview with an AI interviewer, out loud.Unlimited mocks · ₹99/month →Live Sarthi30 min free demoAnswer hints during the real call, hidden from supported screen sharing.Unlimited interviews · ₹149/2 days · Windows →

This role on the market

47 open sta roles across 10 companies are on ApplySarthi right now, most of them in Bengaluru (9), Hyderabad (2), Pune (1).

What sta roles keep asking for: Python (45%), Perl (34%) — counted across their open postings here.

Nxp has 810 open roles listed here.

Counted across 14 company job boards, updated as roles open and close.

Preparing for this interview

Interviews for sta roles keep coming back to Python, Perl. Practise those questions before you sit with Nxp.

Questions you are likely to be asked

  1. Why do you want to join Nxp?
  2. Tell me about a hard bug you tracked down. How did you find the cause?
  3. How do you decide what to test, and what does good code review look like to you?
  4. Describe a time a deadline forced a trade-off in quality. What did you choose and why?
  5. How would you design an API for a feature you have worked on?

Prep Sarthi gives you a free mock interview: an AI interviewer asks you questions like these out loud, from your own CV and this job, and shows your score and your weakest answer.

Practise the Senior Lead Engineer - STA at Nxp interview free →

The Digital Physical Design Engineer is responsible for complete STA signoff for the SOC or Subsystem. The individual is responsible for writing timing constraints, interacting with the counterpart functions, such as Frontend, DFT and IP to write correct constraints, refining constraints throughout SOC design cycle and constraints validation. The individual must have exposure of AI and use AI in STA activities. The individual is responsible for complete timing signoff till the tapeout for subsystem or full chip. Must have leading capabilities on signoff function. Must have worked on SDF generation and validation. Must have all knowledge of SI closure. Must have exposure to higher tech nodes such as 16nm and 5nm. Must be conversant with physical design flows and functions and must possess good knowledge of placement, CTS and Routing. The individual contributes to problem solving related to physical design. Contributes to define best Physical design strategy per technology node. More information about NXP in India... #LI-2734

Match this job to your CV

ApplySarthi scores your CV against this role, shows the skills you are missing, and writes a tailored version for the application.

Check my match →

Similar open roles

Need answers during your interview? Try Live Sarthi.

Live Sarthi, an Interview Sarthi app, shows answer suggestions during the call.

Try Live Sarthi free →

A Windows app, from the same team as ApplySarthi.

Listed on workday · posted 2026-10-08. ApplySarthi collects openings and links to application pages; the role is advertised by Nxp, not by us.