ApplySarthiPrincipal ASIC Design Engineer
Nokia
Tailor my CV for this job, freeView job and applyYour CV rewritten for this role, from your real experience. Sign in with Google, nothing to install.
Got this interview? Our apps help you get the job.
This role on the market
3,200 open design roles across 284 companies are on ApplySarthi right now, most of them in Bengaluru (285), Hyderabad (111), Delhi NCR (54).
- Engineering Design Manager, Global Building Design Risk and Recovery (GBDR)Amazon
- Sr. Mechanical Design EngineerOtis
- Design Verification- InternMarvell
- Associate Design Engineer (temporary)Carrier
- Ops Label & Kit Design Associate IVAbbott
What design roles keep asking for: Python (18%) — counted across their open postings here.
Asic Design Engineer jobs in India
Nokia has 604 open roles listed here.
- Staff Firmware Engineer
- Privacy & Security Manager
- 4LS Support Lead
- Software Development Specialist
- Senior Software Developer
Counted across 14 company job boards, updated as roles open and close.
Preparing for this interview
Interviews for design roles keep coming back to Python. Practise those questions before you sit with Nokia.
Questions you are likely to be asked
- Why do you want to join Nokia?
- Describe a time a deadline forced a trade-off in quality. What did you choose and why?
- How would you design an API for a feature you have worked on?
- What do you do when a production issue happens on your code?
- Walk me through a system you built. How was it designed, and what would you change now?
Prep Sarthi gives you a free mock interview: an AI interviewer asks you questions like these out loud, from your own CV and this job, and shows your score and your weakest answer.
Practise the Principal ASIC Design Engineer at Nokia interview free →This role is for a ASIC design Lead for deep submicron technology with strong experience in end-to-end ASIC development, microarchitecture definition, RTL design, and technical leadership. The role requires ownership of a major ASIC/function from requirements analysis through implementation, verification, and silicon qualification. Experience with low-power ASIC design techniques and clock domain crossing Knowledge of AMS verification methodologies Exposure to silicon bring-up and lab validation Familiarity with EDA tools from Synopsys, Cadence, or Mentor Candidate must have a bachelor's degree or higher in CS or EE with very good academics. Master's degree preferred 10+ years of experience and hands-on experience in delivery of a major function/ASIC Preferred: Prior experience in Ethernet/Networking domain Ability to mentor and bring together engineers with differing but valid technical viewpoints
Match this job to your CV
ApplySarthi scores your CV against this role, shows the skills you are missing, and writes a tailored version for the application.
Check my match →Similar open roles
Need answers during your interview? Try Live Sarthi.
Live Sarthi, an Interview Sarthi app, shows answer suggestions during the call.
- Hidden from supported screen sharingThe overlay stays out of supported Windows screen captures.
- Answers start in about 1.5 secondsResponse time varies with your connection and model.
- From your own CVYour projects and your experience, not a generic script.
- 30 minutes freeThen ₹99 for a 2-day pass with unlimited calls — you pay for the days you are interviewing, not a subscription.
A Windows app, from the same team as ApplySarthi.
Listed on oraclehcm · posted 2026-10-12. ApplySarthi collects openings and links to application pages; the role is advertised by Nokia, not by us.