ApplySarthiASIC Physical Design Engineer
Jane Street
Tailor my CV for this job, freeView job and applyYour CV rewritten for this role, from your real experience. Sign in with Google, nothing to install.
Got this interview? Our apps help you get the job.
Skills named in this job
Read from the description itself, not inferred.
This role on the market
434 open physical roles across 65 companies are on ApplySarthi right now, most of them in Bengaluru (25), Pune (5), Hyderabad (5).
- Medical Director - Physical HealthJobgether
- Applied Scientist, Superconducting Digital and Cryogenic Control Electronics,Center for Quantum Computing, Physical Design and Simulation, Enabling TechnologiesAmazon
- Physical Design EngineerAnalogdevices
- Account Executive (Physical Systems Simulation)Cadence
- Principal Analyst (Physical AI Semiconductors, IOT, Market Intelligence, Forecast/ Market Sizing models)Gartner
What physical roles keep asking for: Python (37%), Perl (19%) — counted across their open postings here.
Jane Street has 217 open roles listed here.
- Events Coordinator
- Formal Methods Research and Development
- Formal Methods Research and Development
- Machine Learning Compiler Engineer
- Machine Learning Compiler Engineer
Counted across 14 company job boards, updated as roles open and close.
Preparing for this interview
Interviews for physical roles keep coming back to Python, Perl. Practise those questions before you sit with Jane Street.
Questions you are likely to be asked
- Why do you want to join Jane Street?
- What is your experience with C++? Tell me one thing you learned the hard way.
- Describe a time a deadline forced a trade-off in quality. What did you choose and why?
- How would you design an API for a feature you have worked on?
- What do you do when a production issue happens on your code?
Prep Sarthi gives you a free mock interview: an AI interviewer asks you questions like these out loud, from your own CV and this job, and shows your score and your weakest answer.
Practise the ASIC Physical Design Engineer at Jane Street interview free →About the Position
We are looking to hire an ASIC Physical Design Engineer, who is also experienced reading and writing RTL (preferably Verilog or SystemVerilog) to help us design, test and deploy advanced hardware. As part of our Ultra Low Latency team, you'll have the opportunity to collaborate with people in areas across the firm, including trading, networking and research infrastructure.
This isn't a traditional PD role. We're a small team where everyone works across the chip design process, and we expect our PD engineers to lead with physical design expertise but think like chip designers. You should be comfortable owning a PD flow end-to-end, but also able to read and write RTL and reason about design decisions that cross the front-end/back-end boundary.
If you've spent your career exclusively in PD, this probably isn't the right fit— but if you've worked across the stack, either because you started as an RTL designer and moved into PD, or because you were on a smaller team where you had to wear multiple hats, we'd love to talk.
We're big believers in the ability of tools to improve the productivity, reliability, and day-to-day joy of hardware engineering. That's why we created Hardcaml, a hardware development toolchain embedded in OCaml. We don't expect you to know OCaml (we'll teach you here), but we are looking for hardware engineers who are excited about the advantages that better tools can bring, and are willing to try new things as a result.
About You
- You have 8+ years hands-on experience building and running modern physical design flows (e.g., floor planning, place and route, timing closure, physical verification, power analysis)
- You don't need to have optimized every last detail of every flow, but you should have broad enough experience across PD that you can own a flow end-to-end and know where the risks are
- Beyond PD, you can read and write RTL (preferably Verilog or SystemVerilog) and understand how front-end design decisions affect physical implementation—and vice versa; You think about physical design in the context of the overall chip, not just as a downstream consumer of a netlist
- You're interested in using software engineering techniques to improve the hardware design process, and you have experience programming in a high-level language (Python, C++, Haskell, etc.)
If you're a recruiting agency and want to partner with us, please reach out to agency-partnerships@janestreet.com.
Match this job to your CV
ApplySarthi scores your CV against this role, shows the skills you are missing, and writes a tailored version for the application.
Check my match →Similar open roles
- Accounting CoordinatorJane Street
- AML Onboarding AnalystJane Street
- Architect Jane Street
- ASIC EngineerJane Street
- ASIC EngineerJane Street
- ASIC Physical Design EngineerJane Street
- AV EngineerJane Street
- Campus RecruiterJane Street
Need answers during your interview? Try Live Sarthi.
Live Sarthi, an Interview Sarthi app, shows answer suggestions during the call.
- Hidden from supported screen sharingThe overlay stays out of supported Windows screen captures.
- Answers start in about 1.5 secondsResponse time varies with your connection and model.
- From your own CVYour projects and your experience, not a generic script.
- 30 minutes freeThen ₹149 for a 2-day pass with unlimited calls — you pay for the days you are interviewing, not a subscription.
A Windows app, from the same team as ApplySarthi.
Listed on greenhouse · posted 2026-04-30. ApplySarthi collects openings and links to application pages; the role is advertised by Jane Street, not by us.