Software Engineer II: Hardware Verification Compiler

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Cadence Design Systems Inc. is looking for a motivated Software Engineer II: Hardware Verification Compiler to work with us in Belo Horizonte, Brazil. At Cadence, we hire and develop leaders and innovators who want to impact the world of technology. Cadence has been nominated as a Great Place to Work globally and in Brazil and is also a Fortune 100 Best Companies to Work For . As a Software Engineer II: Hardware Verification Compiler, you will be part of the Palladium Compiler Development team, contributing to Cadence's Palladium Platform in Belo Horizonte, Brazil. The team develops compiler technology for Palladium, a highly scalable emulation system used to verify advanced electronic designs. You will help develop high-performance compiler capabilities for large-scale model checking and structural checking, with opportunities to apply multithreading and distributed computing. Working at Cadence is dynamic, fast paced, and integrated with other teams all around the world. Job Description: Contribute to the development of compiler technology for the Cadence Palladium Platform. Design and implement scalable software solutions for large compile workloads, including model checking and structural checking. Apply creativity and strong problem-solving skills to improve compiler functionality, scalability, and performance. Learn and apply multithreading and distributed-computing techniques to solve large-scale compilation problems. Develop, debug, test, and maintain production-quality C/C++ software in a Linux/Unix environment. Collaborate with local and global engineering teams on design, implementation, validation, and issue resolution. Requirements: Complete Bachelor's degree or MS in engineering, computer science or related field. Professional experience and strong understanding of data structures, algorithms and databases. Demonstrated proficiency in C++, gdb debugging, and general software development skills Familiarity with Linux/Unix development. Exposure to build and version-control systems. Coursework in Hardware Descript Language, such as Verilog, SystemVerilog, VHDL. Exposure to electronic design platforms. Great communication in English and Portuguese. Additional Job Details: Employment category: CLT Employment term: 40 hours/week. Competitive benefits. Location: Av Contorno 5800, Belo Horizonte, Minas Gerais Brazil. About Cadence Design Systems : Cadence is the only company that provides the expertise and tools, IP, and hardware required for the entire electronics design chain, from chip design to chip packaging to boards and to systems. We enable electronic systems and semiconductor companies to create innovative products that transform the way people live, work, and play. Our products are used in mobile, consumer, cloud datacenter, automotive, aerospace, IoT, industrial and other market segments. For more information, access http://www.cadence.com. The Cadence Palladium Platform is world most scalable emulation system that verifies most of the latest design innovations in electronics worldwide. We are looking for a talented engineer to join our team and contribute to the world’s fastest emulator compiler development. You’ll have a great opportunity to make a difference by applying your creativity and problem-solving skills, learn and/or apply multi-threading/distributed computing to solve large scale compile problems such model checking and structural checking to ensure functionality. We’re doing work that matters. Help us solve what others can’t.