ApplySarthi

Senior Standard Cell Library Engineer

Intel

Tailor my CV for this job, freeView job and applyYour CV rewritten for this role, from your real experience. Sign in with Google, nothing to install.

Got this interview? Our apps help you get the job.

Skills named in this job

Read from the description itself, not inferred.

This role on the market

15 open standard roles across 9 companies are on ApplySarthi right now, most of them in Hyderabad (4), Bengaluru (1).

What standard roles keep asking for: Perl (53%), Python (53%), AWS (27%), Shell scripting (13%), Supply chain (13%) — counted across their open postings here.

Linux jobs · Perl jobs · Python jobs · Shell scripting jobs

Intel has 954 open roles listed here.

Counted across 14 company job boards, updated as roles open and close.

Preparing for this interview

Interviews for standard roles keep coming back to Perl, Python, AWS, Shell scripting. Practise those questions before you sit with Intel.

Questions you are likely to be asked

  1. Why do you want to join Intel?
  2. What is your experience with Linux? Tell me one thing you learned the hard way.
  3. How would you design an API for a feature you have worked on?
  4. What do you do when a production issue happens on your code?
  5. Walk me through a system you built. How was it designed, and what would you change now?

Prep Sarthi gives you a free mock interview: an AI interviewer asks you questions like these out loud, from your own CV and this job, and shows your score and your weakest answer.

Practise the Senior Standard Cell Library Engineer at Intel interview free →

Job Details: Job Description: About the Organization Intel's Foundry Standard Cell team is seeking a talented and motivated Senior Design Engineer to join our growing team . In this role, you will design leading edge experiments to develop, characterize , and test standard cells . You will play a critical role in enabling customer s by listening to their needs and building the solutions . Key Responsibilities Defines, implements, characterizes, and validates design solutions to meet design requirements for power, performance, area (PPA), manufacturability, and cost. Capable of implementing all aspects of the physical design flow, including standard cell circuit, layout, extraction, characterization, and optimization of timing, congestion, power, signal integrity, and reliability to achieve goals. Collaborates closely with all standard cell collateral to understand design requirements and develop robust implementation and validation strategies. Reviews and validate s work to ensur e compliance with design, manufacturing, and quality requirements. Fast turn-around experiments - devising experiments, running them end to end, and guiding data driven decisions across multiple audiences (peer working groups, management, and technical leaders). Run end - to - end flows to generate, validate , and release custom standard cell collateral per on demand requests . Core Competencies Strong written and verbal communication skills are required with the ability to tailor the communication based on the audience . Qualifications: The Minimum qualifications lis ted below are required to be initially considered for this position . Minimum qualifications listed below would be obtained through a combination of industry relevant job experience, internship experience and / or schoolwork/classes/research. The preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Minimum Qualifications: Bachelor's degree in : Electrical Engineering , Ele ctroni cs Engin eering, N anos cience , M ic r o elec tro nics, Computer Engineering , or a STEM related field . 2+ years' experience in one or more of the following: Standard cell layout Standard cell abstract modeling Standard cell characterization ASIC design and verification Experience using one or more of the following tools: Cadence Virtuoso, Synopsys Custom Compiler, Cadence Abstract Generator, Synopsys PrimeLib, Cadence Liberate, Synopsys Fusion Compiler, Cadence Innovus, Cadence Tempus, Synopsys PrimeTime, Synopsys HSpice, Synopsys StarRC, Synopsys ICV, Cadence Pegasus, Siemens Calibre. Preferred Qualifications: Post Graduate Degree in : Electrical Engineering , Ele ctroni cs Engin eering, N anos cience , M ic r o elec tro nics, Computer Engineering , or a STEM related field . Unix proficiency and basic software skills using command line languages ( csh , bash, perl , python) are highly valued. We are looking for innovative thinkers ready to make an impact in the evolving semiconductor landscape. Apply today and be part of Intel's mission to create technologies that connect and enrich lives globally. Job Type: Experienced Hire Shift: Shift 1 (United States of America) Primary Location: US, California, Santa Clara Additional Locations: US, California, Folsom Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust N/A Benefits We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel . Annual Salary Range for jobs which could be performed in the US: $122,440.00-232,190.00 USD The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process. Work Model for this Role This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change. * ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Match this job to your CV

ApplySarthi scores your CV against this role, shows the skills you are missing, and writes a tailored version for the application.

Check my match →

Similar open roles

Need answers during your interview? Try Live Sarthi.

Live Sarthi, an Interview Sarthi app, shows answer suggestions during the call.

Try Live Sarthi free →

A Windows app, from the same team as ApplySarthi.

Listed on workday · posted 2026-11-09. ApplySarthi collects openings and links to application pages; the role is advertised by Intel, not by us.