ApplySarthi

Principal Design Engineer

Cadence

Tailor my CV for this job, freeView job and applyYour CV rewritten for this role, from your real experience. Sign in with Google, nothing to install.

Got this interview? Our apps help you get the job.

Prep SarthiFree 7-min demoPractise this interview with an AI interviewer, out loud.Unlimited mocks · ₹99/month →Live Sarthi30 min free demoAnswer hints during the real call, hidden from supported screen sharing.Unlimited interviews · ₹149/2 days · Windows →

Skills named in this job

Read from the description itself, not inferred.

This role on the market

3,625 open design roles across 340 companies are on ApplySarthi right now, most of them in Bengaluru (325), Hyderabad (124), Chennai (52).

What design roles keep asking for: Python (20%) — counted across their open postings here.

Design Engineer jobs in Bengaluru · Design Engineer jobs in India · Remote Design Engineer jobs · Linux jobs · Perl jobs

Cadence has 700 open roles listed here.

Counted across 14 company job boards, updated as roles open and close.

Preparing for this interview

Interviews for design roles keep coming back to Python. Practise those questions before you sit with Cadence.

Questions you are likely to be asked

  1. Why do you want to join Cadence?
  2. What is your experience with Linux? Tell me one thing you learned the hard way.
  3. What do you do when a production issue happens on your code?
  4. Walk me through a system you built. How was it designed, and what would you change now?
  5. Tell me about a hard bug you tracked down. How did you find the cause?

Prep Sarthi gives you a free mock interview: an AI interviewer asks you questions like these out loud, from your own CV and this job, and shows your score and your weakest answer.

Practise the Principal Design Engineer at Cadence interview free →

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Responsibilities Design Verification for interconnect IP Relevant experience in interconnect and subsystems is strongly preferred Crafting verification plans and executing on those plans to verify highly complex and configurable designs. Responsible for coverage collection and closure Work closely with cross functional teams (DV/Arch/Design/FW) to identify coverage scope Required Skills and Experience: 8+ years of design verification experience BS (or higher) in EE/Computer Engineering Strong technical and interpersonal skills Excellent knowledge of Interconnects, NoCs and design verification fundamentals. Thorough understanding of System Verilog, UVM, and other programming languages to build flexible and reusable complex testbenches Experience with development of fully automated flows Exposure to scripting languages like Perl, Unix shell or similar languages Experience with Formal Verification will be a plus Experience with Gate Level Simulations Excellent written and oral communication skills necessary We’re doing work that matters. Help us solve what others can’t.

Match this job to your CV

ApplySarthi scores your CV against this role, shows the skills you are missing, and writes a tailored version for the application.

Check my match →

Similar open roles

Need answers during your interview? Try Live Sarthi.

Live Sarthi, an Interview Sarthi app, shows answer suggestions during the call.

Try Live Sarthi free →

A Windows app, from the same team as ApplySarthi.

Listed on workday · posted 2026-10-12. ApplySarthi collects openings and links to application pages; the role is advertised by Cadence, not by us.