INTERN
Cadence
Tailor my CV for this job, freeView job and applyYour CV rewritten for this role, from your real experience. Sign in with Google, nothing to install.
Got this interview? Our apps help you get the job.
Skills named in this job
Read from the description itself, not inferred.
This role on the market
Customer success jobs · Perl jobs · Shell scripting jobs
Cadence has 647 open roles listed here.
- Senior AE, SerDes Design IP
- Principal Accountant
- Principal Accountant
- Senior Finance Manager
- Sr Account Executive I
Counted across 14 company job boards, updated as roles open and close.
Preparing for this interview
Practise the questions Cadence is likely to ask for this role, with feedback on your answers.
Questions you are likely to be asked
- Why do you want to join Cadence?
- What is your experience with System design? Tell me one thing you learned the hard way.
- Tell me about a problem you solved at work that you are proud of.
- Tell me about a time you disagreed with your manager. What happened?
- Where do you want to be in three years?
Prep Sarthi gives you a free mock interview: an AI interviewer asks you questions like these out loud, from your own CV and this job, and shows your score and your weakest answer.
Practise the INTERN at Cadence interview free →At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. We apply our Intelligent System Design strategy to deliver software, hardware, and IP that turn design concepts into reality. This strategy is supplemented by AI-augmented development practices throughout all our organizations to empower our team to focus on creative problem-solving and innovation. Our customers are the world’s most innovative companies, delivering extraordinary electronic products—from chips to boards to systems—for dynamic market applications including consumer, hyperscale computing, 5G communications, automotive, aerospace, industrial, and health. Join us and be part of a culture that values innovation, collaboration, and customer success. At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Job Title: Design Engineering Intern Location: Cork Job Overview: The Cadence Tensilica CPU Processor Team is seeing rapid adoption of our industry leading processor cores and DSP's. Our configurable and extensible processor cores are poised to meet the demands of intelligent IoT Devices at the edge of ML/AI Applications. We are already empowering many of the top chip and system companies with our Audio, Speech, AR/VR, ADAS, Vision and Imaging applications being driven with our processor cores. Today Cadence is shipping an astounding 8 billion processor cores annually and expanding into intelligent system design and development. Cadence Tensilica CPU Processor Team is hiring engineering interns to join our R&D team in Cork, Ireland. This is an amazing opportunity to work as a Graduate Engineer at a world leader in computational software, semiconductor design IP, and system verification hardware. Our customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to complete systems for the most dynamic market applications including hyperscale computing, 5G communications, automotive, mobile, aerospace, consumer, industrial, and healthcare. Come be part of this great Processor team where you can make an impact that is visible. Job Responsibilities: Perform as a member of the Logic Design Team for Xtensa processors. Responsible for the RTL implementation of microprocessor cores, multiprocessor sub-systems and their peripherals. Implement the micro-architecture in Verilog RTL, simulate and debug its functions and run synthesis, place & route and other Electronic Design Automation scripts to meet timing, area, and power goals. Assist with developing test plans; writing functional diagnostics; debugging failures; and analyzing coverage information. Work closely with various Design Verification and Electronic Design Automation teams. Position Requirements: • Pursuing Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a similar major. • Deep understanding of Digital Design Fundamentals • Excellent automation skills using Tcl, Perl, shell scripting • Excellent oral and written communications skills • Exposure to design automation tools is a plus Cadence is committed to equal employment opportunity and employment equity throughout all levels of the organization. We strive to attract a qualified and diverse candidate pool and encourage diversity and inclusion in the workplace. We’re doing work that matters. Help us solve what others can’t.
Match this job to your CV
ApplySarthi scores your CV against this role, shows the skills you are missing, and writes a tailored version for the application.
Check my match →Similar open roles
- Sr Facilities ManagerCadence · delhi ncr
- Sr Principal Application EngineerCadence · delhi ncr
- HRIS ArchitectCadence · delhi ncr
- Principal Design EngineerCadence · pune
- Lead FrontEnd Methodology EngineerCadence · bengaluru
- Solutions Architect - AECadence · bengaluru
- principal Application engineerCadence · bengaluru
- Principal Design EngineerCadence · bengaluru
Need answers during your interview? Try Live Sarthi.
Live Sarthi, an Interview Sarthi app, shows answer suggestions during the call.
- Hidden from supported screen sharingThe overlay stays out of supported Windows screen captures.
- Answers start in about 1.5 secondsResponse time varies with your connection and model.
- From your own CVYour projects and your experience, not a generic script.
- 30 minutes freeThen ₹99 for a 2-day pass with unlimited calls — you pay for the days you are interviewing, not a subscription.
A Windows app, from the same team as ApplySarthi.
Listed on workday · posted 2026-10-09. ApplySarthi collects openings and links to application pages; the role is advertised by Cadence, not by us.