Design Verification Engineering Undergraduate Intern
Intel
Tailor my CV for this job, freeView job and applyYour CV rewritten for this role, from your real experience. Sign in with Google, nothing to install.
Got this interview? Our apps help you get the job.
Skills named in this job
Read from the description itself, not inferred.
This role on the market
42 open undergraduate roles across 6 companies are on ApplySarthi right now.
- Global Site and Study Operations Contracting UndergraduatePfizer
- Pricing, Promotions, and Credit – Undergraduate Internship for Summer 2027Lowes
- Internship - 2027 Undergraduate 3M Industrial Design Intern - Safety & Industrial Business Group (SIBG)3M
- Undergraduate Summer Internships in Frederick, MDAstrazeneca
What undergraduate roles keep asking for: Excel (24%), Python (19%) — counted across their open postings here.
Intel has 723 open roles listed here.
- Design Automation Engineer (TFM/EDA)
- Packaging Module Equipment Development Engineer
- Foundry Device Engineer
- Senior Account Sales Manager
- Semiconductor Device Modeling Engineer
Counted across 14 company job boards, updated as roles open and close.
Preparing for this interview
Interviews for undergraduate roles keep coming back to Excel, Python. Practise those questions before you sit with Intel.
Questions you are likely to be asked
- Why do you want to join Intel?
- What is your experience with LLMs? Tell me one thing you learned the hard way.
- How would you design an API for a feature you have worked on?
- What do you do when a production issue happens on your code?
- Walk me through a system you built. How was it designed, and what would you change now?
Prep Sarthi gives you a free mock interview: an AI interviewer asks you questions like these out loud, from your own CV and this job, and shows your score and your weakest answer.
Practise the Design Verification Engineering Undergraduate Intern at Intel interview free →Job Details: Job Description: The Role and Impact As a Logic Design or Design Verification Engineer Undergraduate Intern, you will contribute to designing or verifying the functional logic of silicon designs to ensure they meet specifications and performance standards. In this role, you will support the development of internal logic design blocks, verification plans, test benches, and environments to achieve architectural coverage and uncover bugs. You will gain practical experience collaborating with architecture and design teams, applying technical skills, and exploring career opportunities in a dynamic and innovative environment. Business Group The Central Engineering Group (CEG) drives Intel's innovation by delivering scalable solutions across diverse technology domains. This group supports Intel's silicon development and engineering operations, ensuring functional accuracy, efficiency, and optimization in design processes. Joining this team offers access to cutting-edge methodologies and collaboration opportunities that contribute to Intel's leadership in the semiconductor industry. Key Responsibilities Assist in design and development of custom RTL Logic design blocks for IPU IPs. Assist in the development and execution of verification plans to ensure design specifications are met. Support the creation and modification of test benches and verification environments to achieve required coverage. Apply simulation and emulation techniques to analyze power, performance, and functionality. Collaborate with architecture and design teams to identify and debug issues, and contribute to root cause analysis. Participate in corrective measures and solutions for design challenges to ensure functional correctness. Gain hands-on experience with tools and methodologies central to verification processes. Qualifications: The candidate must be currently doing a Level 8 or Level 9 college course in Electronic Engineering, Computer Engineering, Computer Science or an equivalent course. You must also be available for six to eight months in 2027 with a preferred starting date between January and June. Required Competencies: Strong analytical & problem-solving skills. Self-motivated with ability to work independently and manage stakeholders. Excellent written and verbal communication skills. Demonstrated team dynamics / ability to work as part of a high performing team. Ability to deal with ambiguity in defining activities and direction. Good planning & organization skills. Preferred Qualifications: Practical experience or knowledge with hardware programming languages such as Verilog, System Verilog, VHDL. Scripting languages like Python. Experience in usage of AI based LLMs for code generation, debug and test. Passion for technology and innovation, with an interest in contributing to the semiconductor field. Take the first step in your career journey by joining Intel's Central Engineering Group, where you will gain hands-on experience, expand your technical knowledge, and contribute to groundbreaking designs that shape the future of technology. Job Type: Student / Intern Shift: Shift 1 (Ireland) Primary Location: Ireland, Leixlip Additional Locations: Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust N/A EU Salary We offer a total compensation package that ranks among the best in the industry. The minimum Annual Salary for this job which could be performed in Ireland is: 31 400,00 €

The job posting reflects the minimum base compensation for this role. Our standard internship rates are aligned with the specific job role and degree level. As part of our total compensation approach, the final offer may also include additional pay components and benefits. Your recruiting team will provide the confirmed base salary along with any applicable total compensation elements upon employment offer delivery. Work Model for this Role This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change. *
Match this job to your CV
ApplySarthi scores your CV against this role, shows the skills you are missing, and writes a tailored version for the application.
Check my match →Similar open roles
- CPU DFT ManagerIntel · bengaluru
- CPU Circuit Design LeadIntel · bengaluru
- IP RTL Senior Design EngineerIntel · bengaluru
- Senior Director , Data and IntelligenceIntel · bengaluru
- Spice Modeling EngineerIntel · bengaluru
- SoC Verification EngineerIntel · bengaluru
- PDK Engineer Extraction DevelopmentIntel · bengaluru
- PDK EngineerIntel · bengaluru
Need answers during your interview? Try Live Sarthi.
Live Sarthi, an Interview Sarthi app, shows answer suggestions during the call.
- Hidden from supported screen sharingThe overlay stays out of supported Windows screen captures.
- Answers start in about 1.5 secondsResponse time varies with your connection and model.
- From your own CVYour projects and your experience, not a generic script.
- 30 minutes freeThen ₹99 for a 2-day pass with unlimited calls — you pay for the days you are interviewing, not a subscription.
A Windows app, from the same team as ApplySarthi.
Listed on workday · posted 2026-10-16. ApplySarthi collects openings and links to application pages; the role is advertised by Intel, not by us.