ApplySarthi

Design Engineer II

Cadence

Tailor my CV for this job, freeView job and applyYour CV rewritten for this role, from your real experience. Sign in with Google, nothing to install.

Got this interview? Our apps help you get the job.

Skills named in this job

Read from the description itself, not inferred.

This role on the market

3,611 open design roles across 339 companies are on ApplySarthi right now, most of them in Bengaluru (325), Hyderabad (124), Chennai (52).

What design roles keep asking for: Python (20%) — counted across their open postings here.

Design Engineer jobs in Delhi NCR · Design Engineer jobs in India · Remote Design Engineer jobs · C++ jobs · Perl jobs · Python jobs

Cadence has 700 open roles listed here.

Counted across 14 company job boards, updated as roles open and close.

Preparing for this interview

Interviews for design roles keep coming back to Python. Practise those questions before you sit with Cadence.

Questions you are likely to be asked

  1. Why do you want to join Cadence?
  2. What is your experience with C++? Tell me one thing you learned the hard way.
  3. Tell me about a hard bug you tracked down. How did you find the cause?
  4. How do you decide what to test, and what does good code review look like to you?
  5. Describe a time a deadline forced a trade-off in quality. What did you choose and why?

Prep Sarthi gives you a free mock interview: an AI interviewer asks you questions like these out loud, from your own CV and this job, and shows your score and your weakest answer.

Practise the Design Engineer II at Cadence interview free →

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Role Overview: Key Responsibilities: Verification Infrastructure: Simulation testbenches in C/C++/RTL and lead the development of reusable UVM environments. Advanced Verification: Champion the integration of formal verification, and AI-driven coverage analysis. Cross-Functional Collaboration: Partner with microarchitecture, RTL design, and software teams to align verification plans with ISA requirements. Required Qualifications: B.Tech/M.Tech in ECE with Experience in SystemVerilog/UVM and C/C++ for architectural modeling. Experience with processor integration (e.g., RISC-V or ARM) and industry-standard protocols like AMBA/PCIe. Expertise in scripting (Perl, Python, or Tcl) for verification flow automation. Proven track record in verifying complex pipelines, memory subsystems, or ISA implementations. We’re doing work that matters. Help us solve what others can’t.

Match this job to your CV

ApplySarthi scores your CV against this role, shows the skills you are missing, and writes a tailored version for the application.

Check my match →

Similar open roles

Need answers during your interview? Try Live Sarthi.

Live Sarthi, an Interview Sarthi app, shows answer suggestions during the call.

Try Live Sarthi free →

A Windows app, from the same team as ApplySarthi.

Listed on workday · posted 2026-10-12. ApplySarthi collects openings and links to application pages; the role is advertised by Cadence, not by us.