ApplySarthi

Design Architect

Cadence

Tailor my CV for this job, freeView job and applyYour CV rewritten for this role, from your real experience. Sign in with Google, nothing to install.

Got this interview? Our apps help you get the job.

Skills named in this job

Read from the description itself, not inferred.

This role on the market

4,124 open architect roles across 482 companies are on ApplySarthi right now, most of them in Bengaluru (263), Hyderabad (119), Delhi NCR (63).

What architect roles keep asking for: AWS (32%), Python (25%), Azure (22%), GCP (16%), Stakeholder management (14%), LLMs (13%), Customer success (13%), Generative AI (13%) — counted across their open postings here.

C++ jobs · CSS jobs

Cadence has 700 open roles listed here.

Counted across 14 company job boards, updated as roles open and close.

Preparing for this interview

Interviews for architect roles keep coming back to AWS, Python, Azure, GCP. Practise those questions before you sit with Cadence.

Questions you are likely to be asked

  1. Why do you want to join Cadence?
  2. What is your experience with C++? Tell me one thing you learned the hard way.
  3. Tell me about design feedback you disagreed with. What happened?
  4. How do you test a design with users before it is built?
  5. How do you work with developers so the build matches the design?

Prep Sarthi gives you a free mock interview: an AI interviewer asks you questions like these out loud, from your own CV and this job, and shows your score and your weakest answer.

Practise the Design Architect at Cadence interview free →

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Cadence HSV group is responsible for development of the Palladium and Protium emulation hardware and software system . This includes developing design and verification components for complex protocols, to be used for emulation , for e.g. System Verilog/Verilog components and SW components written in C/C++ and SV-UVM . It also requires development of system level RTL methodologies for stitching together large complex RTL designs in a scalable and reusable manner using and developing advanced tools including those that use AI and ML techniques. A critical element with building these SoC models is performance, encompassing performance of the AVIP, the underlying hardware-software design/integration , the compiler and the processor-based Palladium emulator hardware system. Job Description : We are seeking a skilled HW and/or Design Engineering Architect to lead build ing representative SoC sub-systems using partner systems (ARM, others) and Cadence design and verification collateral. The main task is to build ARM CSS based systems using Cadence AVIPS and IP, port these to Palladium/Protium hardware and software and ensure functional correctness and make recommendations for performance improvements. Experience with SoC design, verification , ARM bus protocols and performance analysis is required . Familiarity with or interest in developing new methodologies for SoC Integration and Verification Automation is a pl us. Skills needed : 1 5 -1 8 years of hands-on HW RTL development and verification experience Emulation experience on Palladium/Protium Expertise in AMBA and CHI protocols Knowledge with design/integration of SoC systems Experience with performance analysis of complex hardware-software systems. Familiarity with standard communication protocols PCIe, CXL is a plus Good communication skills, excellent inter-personal skills, motivated individual Ability to analyze and propose solutions to complex problems. We’re doing work that matters. Help us solve what others can’t.

Match this job to your CV

ApplySarthi scores your CV against this role, shows the skills you are missing, and writes a tailored version for the application.

Check my match →

Similar open roles

Need answers during your interview? Try Live Sarthi.

Live Sarthi, an Interview Sarthi app, shows answer suggestions during the call.

Try Live Sarthi free →

A Windows app, from the same team as ApplySarthi.

Listed on workday · posted 2026-10-12. ApplySarthi collects openings and links to application pages; the role is advertised by Cadence, not by us.