CPU Circuit Design Engineer
Intel
Make my CV for this job, freeView job and applyYour CV, rewritten for this role using only your real experience. Sign in with Google and upload your CV. Nothing to install.
Skills named in this job
Read from the description itself, not inferred.
This role on the market
82 open circuit roles across 16 companies are on ApplySarthi right now, most of them in Bengaluru (19), Hyderabad (10), Chennai (2).
- Quantum Hardware EDA & Circuit Design Intern - 2027IBM
- New College Grad - Design Engineer, Circuit DesignMicron
- Printed Circuit Board (PCB) Design EngineerCat · bengaluru
- Senior Silicon Circuit Co-Design EngineerNvidia
- R&D Electrical Engineer Short Circuit- Power Transformers (m/f/d)Hitachi
What circuit roles keep asking for: Python (17%) — counted across their open postings here.
Perl jobs · Python jobs · R jobs
Intel has 607 open roles listed here.
- Systems and Solutions Engineerbengaluru
- Senior Business Development Manager
- Experienced Manufacturing Technician
- Business Analyst
- Silicon/Electrical Validation Engineer
Counted across 14 company job boards, updated as roles open and close.
Preparing for this interview
Interviews for circuit roles keep coming back to Python. Practise those questions before you sit with Intel.
Questions you are likely to be asked
- Why do you want to join Intel?
- What is your experience with Perl? Tell me one thing you learned the hard way.
- Describe a time a deadline forced a trade-off in quality. What did you choose and why?
- How would you design an API for a feature you have worked on?
- What do you do when a production issue happens on your code?
Prep Sarthi gives you a free mock interview: an AI interviewer asks you questions like these out loud, from your own CV and this job, and shows your score and your weakest answer.
Practise the CPU Circuit Design Engineer at Intel interview free →Job Details: Job Description: You will be part of P-core India, in the circuit design team driving Intel's latest CPU's in the latest process technology. In this position, you will be responsible for leading the design analysis and methodologies of the different types of memory blocks and data path subsystems. Your responsibilities will include but not limited to: 1. Responsible for methodology enablement for memory blocks to meet over 5GHz Freq and low-power digital designs with optimal area. 2. In depth understanding of different memory design concepts ((SRAM/RF/ROM). 3. Expertise in Static timing analysis concepts. 4. Close work with Layout and Floor planning teams. 5. Back-end design implementation of new features. 6. Expertise in Memory post silicon analysis. 7. Good understanding of statistical variation Qualifications: You must possess a Masters Degree in Electrical or Computer Engineering with atleast 6 or more years of experience in related field or a Bachelors Degree with atleast 8 years of experience. Technical Expertise in synthesis, P and R tools preferred. Preferred Qualifications: 1. Digital Design Experience, with High Speed, Low Power. 2. Familiarity with Verilog. 3. Tcl, Perl, Python scripting. 4. Good understanding of spice simulations and analysis 5. Strong verbal and written communication skills. Job Type: Experienced Hire Shift: Shift 1 (India) Primary Location: India, Bangalore Additional Locations: Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust N/A Work Model for this Role This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change. * ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
Match this job to your CV
ApplySarthi scores your CV against this role, shows the skills you are missing, and writes a tailored version for the application.
Check my match →Similar open roles
- Analog Circuit Design EngineerIntel · bengaluru
- Static Timing Analysis EngineerIntel · bengaluru
- CPU DFT ManagerIntel · bengaluru
- CPU Circuit Design LeadIntel · bengaluru
- IP RTL Senior Design EngineerIntel · bengaluru
- Senior Director , Data and IntelligenceIntel · bengaluru
- Signal & Power Integrity EngineerIntel · bengaluru
- Spice Modeling EngineerIntel · bengaluru
Need answers during your interview? Try Live Sarthi.
Live Sarthi, an Interview Sarthi app, shows answer suggestions during the call.
- Hidden from supported screen sharingThe overlay stays out of supported Windows screen captures.
- Answers start in about 1.5 secondsResponse time varies with your connection and model.
- From your own CVYour projects and your experience, not a generic script.
- 30 minutes freeThen ₹99 for a 2-day pass with unlimited calls — you pay for the days you are interviewing, not a subscription.
A Windows app, from the same team as ApplySarthi.
Listed on workday · posted 2026-09-11. ApplySarthi collects openings and links to application pages; the role is advertised by Intel, not by us.