Analog Circuit Design Engineer
Intel
Make my CV for this job, freeView job and applyYour CV, rewritten for this role using only your real experience. Sign in with Google and upload your CV. Nothing to install.
Skills named in this job
Read from the description itself, not inferred.
This role on the market
82 open circuit roles across 16 companies are on ApplySarthi right now, most of them in Bengaluru (19), Hyderabad (10), Chennai (2).
- Quantum Hardware EDA & Circuit Design Intern - 2027IBM
- New College Grad - Design Engineer, Circuit DesignMicron
- Printed Circuit Board (PCB) Design EngineerCat · bengaluru
- Senior Silicon Circuit Co-Design EngineerNvidia
- R&D Electrical Engineer Short Circuit- Power Transformers (m/f/d)Hitachi
What circuit roles keep asking for: Python (17%) — counted across their open postings here.
Intel has 607 open roles listed here.
- Systems and Solutions Engineerbengaluru
- Senior Business Development Manager
- Experienced Manufacturing Technician
- Business Analyst
- Silicon/Electrical Validation Engineer
Counted across 14 company job boards, updated as roles open and close.
Preparing for this interview
Interviews for circuit roles keep coming back to Python. Practise those questions before you sit with Intel.
Questions you are likely to be asked
- Why do you want to join Intel?
- What is your experience with Perl? Tell me one thing you learned the hard way.
- Tell me about a hard bug you tracked down. How did you find the cause?
- How do you decide what to test, and what does good code review look like to you?
- Describe a time a deadline forced a trade-off in quality. What did you choose and why?
Prep Sarthi gives you a free mock interview: an AI interviewer asks you questions like these out loud, from your own CV and this job, and shows your score and your weakest answer.
Practise the Analog Circuit Design Engineer at Intel interview free →Job Details: Job Description: The Role and Impact: At Intel, Analog Circuit Design Engineers are at the forefront of innovation, shaping the future of analog and mixed-signal IPs. This critical role involves designing, developing, and optimizing high-speed analog circuits in advanced process nodes, contributing directly to Intel's industry-leading products and technologies. As part of our high-speed IO design team, you will play a pivotal role in creating next-generation memory interface PHYs, driving power, performance, and functionality improvements in cutting-edge circuits. Your expertise will directly impact Intel's ability to deliver high-quality solutions to meet the ever-evolving demands of technology. Key Responsibilities: - Design, develop, and build analog circuits for advanced process nodes, enabling high-performance and robust functionality. - Perform circuit design, validation, extraction of chip parameters, and simulation of analog behavior models. - Optimize circuits for power efficiency, performance, area, timing, and yield goals. - Create test plans to verify designs against block microarchitecture specifications, evaluating test results for design validation. - Collaborate with cross-functional teams to define design specifications, collect feedback, and resolve design issues. - Conduct layout reviews and ensure optimal placement and routing in collaboration with architecture and layout teams. - Contribute to post-silicon debug and validation efforts to support high-volume manufacturing. - Continuously refine design methodologies and processes to improve turnaround time and design quality. Qualifications: Minimum Qualifications: - Bachelor's degree in Electrical Engineering or an equivalent specialized field, or equivalent experience as required for the role. - 10+ years with Master's degree, or 4+ years with PhD in analog circuit design. - Proficiency with industry-standard tools such as Cadence Virtuoso, Spectre, PrimeSim, HSPICE, ADE, and Custom Compiler. - Expertise in designing high-speed analog circuits such as TX/RX blocks, PLLs, DLLs, SerDes, and voltage regulators. - Strong fundamentals in CMOS design, circuit simulation, and high-speed analog design concepts. - Familiarity with DRC, LVS, and post-layout extraction tools. Preferred Qualifications: - Experience in post-silicon debug, electrical validation, and correlating measurements to simulations. - Knowledge of scripting languages such as TCL, Perl, Python, or C for design automation tasks. - Familiarity with modeling and simulation of high-speed interface interconnects and channels. - Strong problem-solving, analytical skills, and ability to work in a fast-paced collaborative team environment. - Demonstrated leadership experience, ability to mentor junior team members, and drive innovation in circuit design. If you are passionate about creating impactful designs, driving technological innovation, and collaborating with a talented team, we invite you to apply and take the next step in your career with Intel. Job Type: Experienced Hire Shift: Shift 1 (India) Primary Location: India, Bangalore Additional Locations: Business group: The Central Engineering Group (CEG) is Intel's data-driven organization that builds scalable engineering solutions across three pillars: Product Enablement (IP, tools, and methodologies), Custom ASIC (leveraging existing IP for custom silicon), and Foundry Enablement (supporting top customers and validating technologies). The team focuses on customer-driven, end-to-end solutions with short development cycles to deliver measurable business impact across Intel's product and foundry businesses. Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust N/A Work Model for this Role This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change. * ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
Match this job to your CV
ApplySarthi scores your CV against this role, shows the skills you are missing, and writes a tailored version for the application.
Check my match →Similar open roles
- Static Timing Analysis EngineerIntel · bengaluru
- CPU DFT ManagerIntel · bengaluru
- CPU Circuit Design LeadIntel · bengaluru
- IP RTL Senior Design EngineerIntel · bengaluru
- Senior Director , Data and IntelligenceIntel · bengaluru
- Signal & Power Integrity EngineerIntel · bengaluru
- Spice Modeling EngineerIntel · bengaluru
- SoC Verification EngineerIntel · bengaluru
Need answers during your interview? Try Live Sarthi.
Live Sarthi, an Interview Sarthi app, shows answer suggestions during the call.
- Hidden from supported screen sharingThe overlay stays out of supported Windows screen captures.
- Answers start in about 1.5 secondsResponse time varies with your connection and model.
- From your own CVYour projects and your experience, not a generic script.
- 30 minutes freeThen ₹99 for a 2-day pass with unlimited calls — you pay for the days you are interviewing, not a subscription.
A Windows app, from the same team as ApplySarthi.
Listed on workday · posted 2026-08-27. ApplySarthi collects openings and links to application pages; the role is advertised by Intel, not by us.