Analog Mixed Signal Design Engineer
Intel
Make my CV for this job, freeView job and applyYour CV, rewritten for this role using only your real experience. Sign in with Google and upload your CV. Nothing to install.
Skills named in this job
Read from the description itself, not inferred.
This role on the market
185 open analog roles across 16 companies are on ApplySarthi right now, most of them in Bengaluru (31), Hyderabad (10), Pune (3).
- Advanced R&D - Analog Design EngineerKandou Ai
- Principal Analog Validation EngineerNxp
- Analog Design EngineerAnalogdevices
- Analog Design Intern, Master’s - 2027 Co-OpMarvell
- Analog/Mixed-Signal Design EngineerBroadcom
Intel has 607 open roles listed here.
- Systems and Solutions Engineerbengaluru
- Senior Business Development Manager
- Experienced Manufacturing Technician
- Business Analyst
- Silicon/Electrical Validation Engineer
Counted across 14 company job boards, updated as roles open and close.
Preparing for this interview
185 open analog roles are hiring right now across 16 companies, mostly in Bengaluru — so the questions repeat. Practise them before you sit with Intel.
Questions you are likely to be asked
- Why do you want to join Intel?
- What is your experience with Python? Tell me one thing you learned the hard way.
- Describe a time a deadline forced a trade-off in quality. What did you choose and why?
- How would you design an API for a feature you have worked on?
- What do you do when a production issue happens on your code?
Prep Sarthi gives you a free mock interview: an AI interviewer asks you questions like these out loud, from your own CV and this job, and shows your score and your weakest answer.
Practise the Analog Mixed Signal Design Engineer at Intel interview free →Job Details: Job Description: The Role and Impact Join Intel's cutting-edge mixed-signal IP development team as a Senior Mixed Signal Design Engineer. This role combines analog circuit design expertise with specialized focus on static timing analysis for next-generation mixed-signal systems. You'll drive timing closure across analog-digital interfaces while supporting comprehensive design verification activities that directly impact Intel's industry-leading products. Working in a collaborative environment with analog designers and system architects, you'll leverage tools like Cadence ADE to execute simulations, debug complex testbenches, and optimize circuit performance. This position offers significant opportunities to enhance verification methodologies and contribute to behavioral modeling initiatives that accelerate silicon success. If you are passionate about analog circuit design combined with mixed-signal verification (especially static timing analysis), and you thrive in a fast-paced, collaborative setting, we encourage you to apply. Key Responsibilities: Static Timing Analysis & Design Closure Lead static timing analysis (STA) execution for mixed-signal designs, ensuring robust timing closure across analog-digital interfaces Drive timing optimization and constraint development for complex mixed-signal systems Analog Circuit Design & Verification Execute analog circuit design tasks including simulation setup, testbench development, and schematic optimization using Cadence ADE Perform comprehensive mixed-signal verification encompassing analog simulations, behavioral modeling, and timing analysis Analyze simulation results for power, performance, and reliability compliance Debug & Problem Resolution I nvestigate and resolve complex issues in analog testbenches and mixed-signal simulations Root-cause analysis of pre-silicon design challenges with systematic corrective action implementation Collaborate across disciplines with analog designers, digital architects, RTL teams, and physical design engineers Methodology Enhancement Develop behavioral models to improve simulation accuracy and efficiency Advance verification flows and methodologies supporting evolving mixed-signal design requirements Contribute to automation initiatives using scripting and emerging AI technologies Core Competencies Strong analytical and problem-solving skills, alongside effective team collaboration capabilities . Good communication skil l s Qualifications: SPECIAL NOTE - Intel is in the process of securing office space in the greater metropolitan area of Toronto, Ontario. This office will serve as your assigned work location in the future. Once the site is operational, your position will follow Intel’s hybrid work model, which currently requires on-site presence at least four days per week. Until the office is ready, you will be classified as a remote employee and will be working virtually from the greater metropolitan area of Toronto, Ontario. The Minimum qualifications are required to be initially considered for this position. Minimum qualifications listed below would be obtained through a combination of industry relevant job experience, internship experience and / or schoolwork/classes/research. The preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates . Minimum Qualifications Bachelor's degree in Electrical or Computer Engineering or in a STEM related field with 2+ years of industry experience 2+ years of experience with mixed signal verification and driving methodology changes and initiatives. 2+ years of experience in scripting languages such as Python for automation purposes. Preferred Qualifications Post Graduate degree in Electrical or Computer Engineering or in a STEM related field. Experience working within mixed signal systems like SerDes or PLLs. Experience with static timing analysis and analog circuit designs. Experience with Cadence ADE for running simulations and debugging testbenches. Experience with script development and automation using AI. Experience with mixed-signal design principles, including interfaces between analog and digital domains. Strong analytical and problem-solving skills, alongside effective team collaboration capabilities. Experience with analog behavioral modeling (Verilog-A, SystemVerilog , etc.) is a plus Join us to be at the forefront of innovation and help shape the technology that powers the future. Apply today and take the next step in your engineering journey with Intel. Job Type: Experienced Hire Shift: Shift 1 (Canada) Primary Location: Virtual Canada Additional Locations: Business group: The Central Engineering Group (CEG) is Intel's data-driven organization that builds scalable engineering solutions across three pillars: Product Enablement (IP, tools, and methodologies), Custom ASIC (leveraging existing IP for custom silicon), and Foundry Enablement (supporting top customers and validating technologies). The team focuses on customer-driven, end-to-end solutions with short development cycles to deliver measurable business impact across Intel's product and foundry businesses. Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust N/A Annual Salary Range for jobs which could be performed in Canada CAD 129,740.00-183,170.00 Salary range dependent on a number of factors including location and experience. Work Model for this Role This role is available as a fully home-based and generally would require you to attend Intel sites only occasionally based on business need. However, you must live and work from the country specified in the job posting, in which Intel has a legal presence. Due to legal regulations, remote work from any other country is unfortunately not permitted. * Job posting details (such as work model, location or time type) are subject to change. Canada Accommodation: Intel is committed to a culture of accessibility. Intel provides accommodations to applicants and employees with disabilities. Find information and request accommodation here . * ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
Match this job to your CV
ApplySarthi scores your CV against this role, shows the skills you are missing, and writes a tailored version for the application.
Check my match →Similar open roles
- Analog Circuit Design EngineerIntel · bengaluru
- Static Timing Analysis EngineerIntel · bengaluru
- CPU DFT ManagerIntel · bengaluru
- CPU Circuit Design LeadIntel · bengaluru
- IP RTL Senior Design EngineerIntel · bengaluru
- Senior Director , Data and IntelligenceIntel · bengaluru
- Signal & Power Integrity EngineerIntel · bengaluru
- Spice Modeling EngineerIntel · bengaluru
Need answers during your interview? Try Live Sarthi.
Live Sarthi, an Interview Sarthi app, shows answer suggestions during the call.
- Hidden from supported screen sharingThe overlay stays out of supported Windows screen captures.
- Answers start in about 1.5 secondsResponse time varies with your connection and model.
- From your own CVYour projects and your experience, not a generic script.
- 30 minutes freeThen ₹99 for a 2-day pass with unlimited calls — you pay for the days you are interviewing, not a subscription.
A Windows app, from the same team as ApplySarthi.
Listed on workday · posted 2026-08-27. ApplySarthi collects openings and links to application pages; the role is advertised by Intel, not by us.