Analog and Mixed-Signal Modelling Architect (Masters or PhD New Grad)
Ciena
Tailor my CV for this job, freeView job and applyYour CV rewritten for this role, from your real experience. Sign in with Google, nothing to install.
Got this interview? Our apps help you get the job.
Skills named in this job
Read from the description itself, not inferred.
This role on the market
95 open modelling roles across 29 companies are on ApplySarthi right now, most of them in Bengaluru (18), Mumbai (4), Hyderabad (3).
- Applied AI Machine Learning Vice President (Fraud Modelling)JPMorgan
- IN_Associate_Financial modelling_Valuations_Advisory_MumbaiPwc · mumbai
- Principal Architect, SoC and Systems ModellingNvidia
- Principal Engineer - Flood Risk ModellingWSP · bengaluru
- Staff Research Engineer - Multimodal Generative ModellingSynthesia
What modelling roles keep asking for: Python (24%), Stakeholder management (18%) — counted across their open postings here.
C++ jobs · Confluence jobs · Linux jobs · MATLAB jobs
Ciena has 147 open roles listed here.
- Data Scientist - Supply Chain Optimisation
- Signal and Power Integrity Engineer - New Grad
- Thermal Design Engineer
- Senior Analog Layout Engineer
- Talent Sourcerdelhi ncr
Counted across 14 company job boards, updated as roles open and close.
Preparing for this interview
Interviews for modelling roles keep coming back to Python, Stakeholder management. Practise those questions before you sit with Ciena.
Questions you are likely to be asked
- Why do you want to join Ciena?
- What is your experience with C++? Tell me one thing you learned the hard way.
- Where do you want to be in three years?
- What is a weakness you are working on, and how?
- Tell me about yourself, and why this role is the right next step.
Prep Sarthi gives you a free mock interview: an AI interviewer asks you questions like these out loud, from your own CV and this job, and shows your score and your weakest answer.
Practise the Analog and Mixed-Signal Modelling Architect (Masters or PhD New Grad) at Ciena interview free →As the global leader in high-speed connectivity, Ciena builds the critical infrastructure powering the AI era. We’re a technology company shaping the future of networking, guided by innovation, integrity, and collaboration. Through development opportunities, meaningful work, and flexibility, Ciena supports growth and well-being—on and off the job. Connect with a career that matters. We are seeking a Analog & Mixed-Signal Modelling Architect – New Grad to join our DSP team. In this role, you will drive the design, modeling, and system-level validation of analog and mixed-signal subsystems for next-generation high-speed coherent optical modems. This position emphasizes behavioral modeling using C++ and SystemC, tightly integrated with Python and MATLAB-based system simulations, firmware bring-up flows, and lab validation. You will operate at the intersection of analog-/digital-hardware, DSP, firmware, and electro-optical subsystems - contributing architectural decisions from early concept through silicon bring-up and product deployment. How you will make an impact: Define and review system-level analog and mixed-signal functions for coherent optical modems. Develop behavioral models of analog and mixed-signal blocks using C++ and SystemC, emphasizing firmware register-map interfaces, control, observability, and execution speed. Apply C++/ SystemC-AMS to model continuous-time and mixed-signal behavior of PLLs, clocking systems, filters, DACs, ADCs, SerDes, and related subsystems. Build and maintain C++ and Python/MATLAB-based verification flows, including C++ MEX wrappers for system simulation environments. Collaborate with analog, digital, DSP, firmware, and lab teams to align models, specifications, and validation plans. Support ASIC lab bring‑up and characterization, correlating silicon and lab data with behavioral models and system simulations. Plan design activities and create design guidelines, implementation documentation, and setup guides in Confluence. The must haves: Education: Post-graduate degree in Physics or Engineering with a focus on ASIC hardware, communication systems, and/or control systems. Experience: Previous internship, co-op, or applied project experience relevant to the role. Understanding of analog and mixed-signal processing in high-speed communication systems. Experience writing C++ and/or SystemC behavioral models for hardware-adjacent systems. Demonstrated ability to operate at the system-architecture level while remaining grounded in real analog behavior and physical impairments. Knowledge of analog impairments, including noise, distortion, non-linearity, bandwidth limitations, jitter, and phase noise, and their impact on modem-level performance. Strong intuition for analog-digital partitioning, power-performance trade-offs, and calibration strategies. Comfortable working in a Linux-based development environment, using Git and modern collaborative workflows. Clear technical communication skills and the ability to work effectively across disciplines. Experience with the following tools: C++, SystemC-AMS, Python, MATLAB, Simulink, Cadence Virtuoso, Cadence AMS Designer, Xcelium AMS The annual salary range for a Masters New Grad is $70,700 - $112,900 The annual salary range for PhD New Grads is $89,000 - $142,200 Pay ranges at Ciena are designed to accommodate variations in knowledge, skills, experience, market conditions, and locations, reflecting our diverse products, industries, and lines of business. Please note that the pay range information provided in this posting pertains specifically to the primary location, which is the top location listed in case multiple locations are available. Non-Sales employees may be eligible for a discretionary incentive bonus, while Sales employees may be eligible for a sales commission. In addition to competitive compensation, Ciena offers a comprehensive benefits package, including medical, dental, and vision plans, participation in 401(K) (USA) & DCPP (Canada) with company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company-paid holidays, paid sick leave, and vacation time. We also comply with all applicable laws regarding Paid Family Leave and other leaves of absence. At Ciena, we are committed to building and fostering an environment in which our employees feel respected, valued, and heard. Ciena values the diversity of its workforce and respects its employees as individuals. We do not tolerate any form of discrimination. Ciena is an Equal Opportunity Employer, including disability and protected veteran status. If contacted in relation to a job opportunity, please advise Ciena of any accommodation measures you may require.
Match this job to your CV
ApplySarthi scores your CV against this role, shows the skills you are missing, and writes a tailored version for the application.
Check my match →Similar open roles
- ASIC/FPGA Design EngineerCiena · delhi ncr
- Project ManagementCiena · delhi ncr
- Account Management LeaderCiena · mumbai
- Hardware (PCBA) Design and Verification Intern (Winter 2027 - 4 months)Ciena
- IT Leadership Program - New GradsCiena
- Senior Associate, Global Audit & AdvisoryCiena
- Finance Leadership Development ProgramCiena
- THW Client Co-op (January 2027 - Rochester, NY)Ciena
Need answers during your interview? Try Live Sarthi.
Live Sarthi, an Interview Sarthi app, shows answer suggestions during the call.
- Hidden from supported screen sharingThe overlay stays out of supported Windows screen captures.
- Answers start in about 1.5 secondsResponse time varies with your connection and model.
- From your own CVYour projects and your experience, not a generic script.
- 30 minutes freeThen ₹99 for a 2-day pass with unlimited calls — you pay for the days you are interviewing, not a subscription.
A Windows app, from the same team as ApplySarthi.
Listed on workday · posted 2026-10-16. ApplySarthi collects openings and links to application pages; the role is advertised by Ciena, not by us.