Advanced Packaging Metrology Engineering Manager
Intel
Tailor my CV for this job, freeView job and applyYour CV rewritten for this role, from your real experience. Sign in with Google, nothing to install.
Got this interview? Our apps help you get the job.
This role on the market
5,663 open engineering roles across 455 companies are on ApplySarthi right now, most of them in Bengaluru (310), Hyderabad (101), Chennai (51).
- Engineering ManagerJobgether
- Sr. Data Engineer - Data Engineering 4BGenpact · hyderabad
- Director of Software EngineeringPqshield
- Head of EngineeringPALO IT
What engineering roles keep asking for: AWS (17%), Python (14%) — counted across their open postings here.
Intel has 619 open roles listed here.
- Formal Verification Engineerbengaluru
- Business Analyst
- Senior ASIC DFT Engineer
- Senior Software Developer - Network and Collectives
- Sr. Principal Engineer
Counted across 14 company job boards, updated as roles open and close.
Preparing for this interview
Interviews for engineering roles keep coming back to AWS, Python. Practise those questions before you sit with Intel.
Questions you are likely to be asked
- Why do you want to join Intel?
- Tell me about a hard bug you tracked down. How did you find the cause?
- How do you decide what to test, and what does good code review look like to you?
- Describe a time a deadline forced a trade-off in quality. What did you choose and why?
- How would you design an API for a feature you have worked on?
Prep Sarthi gives you a free mock interview: an AI interviewer asks you questions like these out loud, from your own CV and this job, and shows your score and your weakest answer.
Practise the Advanced Packaging Metrology Engineering Manager at Intel interview free →Job Details: Job Description: Intel Corporation is a global technology leader at the forefront of semiconductor innovation, dedicated to creating world-changing technology that improves the lives of every person on the planet. Intel's Wafer-Level Assembly Technology Development (WATD) group is a dynamic, forward-thinking organization focused on developing next-generation packaging technologies. With a culture built on collaboration, inclusion, and relentless innovation, Intel offers an environment where your work truly matters — and where the future of technology is being written every day. We are seeking a visionary and technically accomplished Advanced Packaging Metrology Engineering Manager to lead a high-performing team of engineers at the cutting edge of advanced semiconductor packaging. In this pivotal role, you will drive innovation in wafer-level assembly technologies, champion manufacturing readiness, and deliver results that reinforce Intel's position as a global technology leader. You will shape the future of advanced packaging by enabling robust process pathways, executing long-term technology strategies, and cultivating a team culture rooted in excellence, accountability, and collaboration. Key Responsibilities: Lead and inspire a team of engineers to develop advanced wafer processing and packaging solutions that push the boundaries of semiconductor technology. Drive technology enablement, feasibility studies, and module improvement initiatives that align with Intel's strategic roadmap. Ensure successful demonstrations of manufacturing capabilities at high volumes and manage seamless technology transfers to global manufacturing sites. Partner with cross-functional teams — including integration, device, and yield engineering — to deliver process solutions that meet device specifications while optimizing safety, quality, and cost. Collaborate with supplier executive management to identify and implement innovative concepts into manufacturing processes. Execute long-term strategies for module engineering to support future technology needs and market demands. Set clear, measurable team objectives and apply differentiated performance management to consistently drive results. Coach, mentor, and develop engineers in skills growth, technology road mapping, and pathfinding for future innovations. Foster a collaborative, inclusive, and psychologically safe team environment that encourages bold thinking and accountability. As a Successful Candidate, You Will Bring: A Natural Leader — You inspire confidence, motivate teams, and bring out the best in the people around you. A Clear Communicator — You articulate complex ideas with clarity and adapt your communication style to diverse audiences. A Strategic Thinker — You see the big picture while staying grounded in the details that matter. A Collaborative Partner — You thrive in cross-functional environments and build strong relationships with stakeholders at all levels. A Coach and Mentor — You are genuinely invested in the growth and development of your team members. An Innovative Problem-Solver — You approach challenges with curiosity, creativity, and a solutions-oriented mindset. Resilient and Adaptable — You navigate ambiguity with composure and lead your team through change with confidence. Inclusive and Empathetic — You champion diversity of thought and create environments where everyone feels valued and heard. Are you ready to lead a team that's shaping the future of semiconductor technology? Join Intel's WATD group in Hillsboro, Oregon, and make your mark on the technologies that connect and enrich lives worldwide. Qualifications: You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Minimum Qualifications: Bachelor’s degree in science, engineering, or a related STEM field with 6+ years of relevant experience; OR Master's degree in a related STEM field with 4+ years of relevant experience; OR PhD in a related STEM field with 4+ years of relevant experience. Relevant experience can be any of the following: Semiconductor wafer or assembly process, equipment, or materials development. Process development methodology, project management, and schedule-based execution. Preferred Qualifications: 4+ years of experience in: Metrology area Managerial position Wafer-level assembly or wafer-level packaging research and development. Technical leadership in process development for semiconductor manufacturing. Hybrid bonded interconnects (HBI), redistribution layer (RDL) packaging, and ultra-fine pitch solder connections. Lead programs from strategy formation through high-volume production. Job Type: Experienced Hire Shift: Shift 1 (United States of America) Primary Location: US, Oregon, Hillsboro Additional Locations: Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust N/A Benefits We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel . Annual Salary Range for jobs which could be performed in the US: $155,520.00-255,200.00 USD The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process. Work Model for this Role This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change. * ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
Match this job to your CV
ApplySarthi scores your CV against this role, shows the skills you are missing, and writes a tailored version for the application.
Check my match →Similar open roles
- Analog Circuit Design EngineerIntel · bengaluru
- Static Timing Analysis EngineerIntel · bengaluru
- CPU DFT ManagerIntel · bengaluru
- CPU Circuit Design LeadIntel · bengaluru
- IP RTL Senior Design EngineerIntel · bengaluru
- Senior Director , Data and IntelligenceIntel · bengaluru
- Signal & Power Integrity EngineerIntel · bengaluru
- Spice Modeling EngineerIntel · bengaluru
Need answers during your interview? Try Live Sarthi.
Live Sarthi, an Interview Sarthi app, shows answer suggestions during the call.
- Hidden from supported screen sharingThe overlay stays out of supported Windows screen captures.
- Answers start in about 1.5 secondsResponse time varies with your connection and model.
- From your own CVYour projects and your experience, not a generic script.
- 30 minutes freeThen ₹99 for a 2-day pass with unlimited calls — you pay for the days you are interviewing, not a subscription.
A Windows app, from the same team as ApplySarthi.
Listed on workday · posted 2026-09-29. ApplySarthi collects openings and links to application pages; the role is advertised by Intel, not by us.