Staff layout Engineer – DPG Layout
Micron
Make my CV for this job, freeView job and applyYour CV, rewritten for this role using only your real experience. Sign in with Google and upload your CV. Nothing to install.
Skills named in this job
Read from the description itself, not inferred.
This role on the market
147 open layout roles across 23 companies are on ApplySarthi right now, most of them in Hyderabad (35), Bengaluru (17).
- PCB Layout Designer / ECAD EngineerAnybotics
- Layout Engineer (f/m/d)Black Semiconductor GmbH
- AMS Layout Engineer Intern - BS - 2027 Co-OpMarvell
- Staff PCB Layout EngineerGraphcore
- Layout StudentIntel
What layout roles keep asking for: Python (16%) — counted across their open postings here.
Micron has 1,989 open roles listed here.
- Global Quality FrontEnd Central Quality Assurance Engineerhyderabad
- Senior Structured Data Access Control Process Analysthyderabad
- Senior/Staff NAND Design Rule Engineerhyderabad
- Director, Technology Engineering & Innovation (TE&I) – Indiahyderabad
- Dry Etch MDE Shift Engineer
Counted across 14 company job boards, updated as roles open and close.
Preparing for this interview
Interviews for layout roles keep coming back to Python. Practise those questions before you sit with Micron.
Questions you are likely to be asked
- Why do you want to join Micron?
- What is your experience with Python? Tell me one thing you learned the hard way.
- Describe a time a deadline forced a trade-off in quality. What did you choose and why?
- How would you design an API for a feature you have worked on?
- What do you do when a production issue happens on your code?
Prep Sarthi gives you a free mock interview: an AI interviewer asks you questions like these out loud, from your own CV and this job, and shows your score and your weakest answer.
Practise the Staff layout Engineer – DPG Layout at Micron interview free →Our vision is to transform how the world uses information to enrich life for all . Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever. Job Description Role and Responsibilities Own the development and physical implementation of critical analog, mixed‑signal, and custom digital blocks, including block‑level and full‑chip layout ownership. Lead layout implementation using AI‑assisted and automated workflows, applying copilot‑based assistants, agentic AI flows, and rule‑aware automation to accelerate placement, routing and optimization. Perform and automate layout verification activities, including DRC, LVS, Antenna, Yield, ESD, TOTEM, EM/IR and quality checks. Drive on‑time delivery of blocks and partition‑level layouts with predictable quality and risk prediction/mitigation plans. Develop and deploy AI‑enabled methodologies for Semi-automated floorplanning, parasitic estimation, layout consistency checks and best‑practice enforcement, repetitive layout task elimination via SKILL, Python, TCL or agent‑based flows. Demonstrate technical leadership in planning, area and cycle‑time estimation, delegation and execution. Guide and mentor engineers in Analog layout fundamentals, Automation‑first approach, Design‑for‑quality and design‑for‑yield practices Collaborate closely with Design, CAD, Verification, Reliability, and Program Management teams, clearly communicating technical risks, schedule impacts and any optimization opportunities. Drive continuous improvement by identifying manual bottlenecks and converting them into scalable automated flows. Job Requirements 6+ years of experience in analog/custom layout design in advanced CMOS technology nodes. Strong expertise in Cadence Virtuoso (VLE/VXL) and Calibre DRC/LVS, with hands‑on ownership of verification closure. Proven experience in layout of critical analog blocks, including but not limited to Temperature sensors, PLLs, ADCs, DACs, LDOs, bandgaps, reference generators, Charge pumps, etc Hands‑on experience with memory layouts, including DRAM, SRAM, CAM, OTP and understanding of array‑to‑periphery integration. Deep understanding of analog layout fundamentals, including Matching and symmetry, EM, latch‑up, coupling, crosstalk, IR‑drop, shielding, guard‑ring strategies, parasitic effects. Strong ability to interpret design intent and constraints and translate them into high‑quality, manufacturable layouts. Proven expertise in defining, developing, and scaling AI‑driven automation and AI‑assisted methodologies for complex layout workflows. Demonstrated problem‑solving skills in physical verification, debug, and layout optimization dedicated to improving yield. Education B.Tech in Electronics, Electronics & Communication, or VLSI Engineering M.Tech in VLSI Design, Microelectronics, or Electronics Engineering About Micron Technology, Inc. We are an industry leader in innovative memory and storage solutions transforming how the world uses information to enrich life for all . With a relentless focus on our customers, technology leadership, and manufacturing and operational excellence, Micron delivers a rich portfolio of high-performance DRAM, NAND, and NOR memory and storage products through our Micron® and Crucial® brands. Every day, the innovations that our people create fuel the data economy, enabling advances in artificial intelligence and 5G applications that unleash opportunities — from the data center to the intelligent edge and across the client and mobile user experience. To learn more, please visit micron.com/careers All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, veteran or disability status. To request assistance with the application process and/or for reasonable accommodations, please contact hrsupport_india@micron.com Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards. Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron. AI alert : Candidates are encouraged to use AI tools to enhance their resume and/or application materials. However, all information provided must be accurate and reflect the candidate's true skills and experiences. Misuse of AI to fabricate or misrepresent qualifications will result in immediate disqualification. Fraud alert: Micron advises job seekers to be cautious of unsolicited job offers and to verify the authenticity of any communication claiming to be from Micron by checking the official Micron careers website in the About Micron Technology, Inc.
Match this job to your CV
ApplySarthi scores your CV against this role, shows the skills you are missing, and writes a tailored version for the application.
Check my match →Similar open roles
- Staff Engineer , ESSD ValidationMicron · bengaluru
- Engineer, DDEG Design MethodologyMicron · hyderabad
- SR ENGINEER, DDEG Design MethodologyMicron · hyderabad
- STAFF ENGINEER, DDEG Design MethodologyMicron · hyderabad
- STAFF ENGINEER, DDEG Design MethodologyMicron · hyderabad
- Principal AI Engineer, SMAIMicron · hyderabad
- Sr. Observability EngineerMicron · hyderabad
- Senior Engineer - ESSD ValidationMicron · bengaluru
Need answers during your interview? Try Live Sarthi.
Live Sarthi, an Interview Sarthi app, shows answer suggestions during the call.
- Hidden from supported screen sharingThe overlay stays out of supported Windows screen captures.
- Answers start in about 1.5 secondsResponse time varies with your connection and model.
- From your own CVYour projects and your experience, not a generic script.
- 30 minutes freeThen ₹99 for a 2-day pass with unlimited calls — you pay for the days you are interviewing, not a subscription.
A Windows app, from the same team as ApplySarthi.
Listed on workday · posted 2026-08-28. ApplySarthi collects openings and links to application pages; the role is advertised by Micron, not by us.