Senior DFM Engineer, Signal One
Sec
Make my CV for this job, freeView job and applyYour CV, rewritten for this role using only your real experience. Sign in with Google and upload your CV. Nothing to install.
Skills named in this job
Read from the description itself, not inferred.
This role on the market
164 open signal roles across 34 companies are on ApplySarthi right now, most of them in Bengaluru (9), Hyderabad (2).
- Advanced R&D - Internship - Signal ProcessingKandou Ai
- FPGA Engineer (Controls & Signal Processing)Enactintelligence
- Signal & Power Integrity Engineer, Amazon LeoAmazon Kuiper Manufacturing Enterprises LLC
- Electro-optical Signal IntegrityMarvell
- New College Grad - Mixed Signal Design Engineer, HBMMicron
What signal roles keep asking for: Python (16%), MATLAB (13%), C++ (12%) — counted across their open postings here.
Python jobs · Shell scripting jobs
Sec has 753 open roles listed here.
- Manager Product Planning
- Samsung Mobile Experience - Key Retailer Account Manager
- Experienced Process Integration Engineer
- Senior Reliability Engineer
- Taylor Infrastructure Cost Manager
Counted across 14 company job boards, updated as roles open and close.
Preparing for this interview
Interviews for signal roles keep coming back to Python, MATLAB, C++. Practise those questions before you sit with Sec.
Questions you are likely to be asked
- Why do you want to join Sec?
- What is your experience with Python? Tell me one thing you learned the hard way.
- What do you do when a production issue happens on your code?
- Walk me through a system you built. How was it designed, and what would you change now?
- Tell me about a hard bug you tracked down. How did you find the cause?
Prep Sarthi gives you a free mock interview: an AI interviewer asks you questions like these out loud, from your own CV and this job, and shows your score and your weakest answer.
Practise the Senior DFM Engineer, Signal One at Sec interview free →About Samsung Austin Semiconductor Samsung is a world leader in advanced semiconductor technology, founded on the belief that the pursuit of excellence creates a better world. At Samsung Austin Semiconductor, we are Innovating Today to Power the Devices of Tomorrow. Come innovate with us! Position Summary The Design for Manufacturability (DFM) team is focused on incoming technology transfer, product optimization, new product introductions, yield improvement, process margin improvement and performance enhancement. As part of the Advanced Node Technology Development team, you will provide Design Verification for products in a high-volume production environment as well as optimization of newer products introduced exclusively at Samsung Austin Semiconductor. Role and Responsibilities Here’s What You’ll Be Responsible For: DFM engineer will collaborate with both internal teams and customer’s design teams to develop new offerings of devices, pcell and standard cell libraries. Leads projects related to design risk assessment of new product introductions, analyze yield to design correlations for yield improvement and other KPI improvements. Uses EDA software to analyze & design including extracting netlists, timing analysis, redundancy checks; consults and guide fabrication team on possibilities of margin improvements. Lead / participate in devising solutions/methodology to fix/avoid future vulnerabilities in the design. Write SVRF/tcl code for design risk assessment. Develops methodology and automation scripts using bash-shell, python, tcl etc. Communicates technical information to senior leadership outside of the department through presentations. Completes other duties as assigned. Skills and Qualifications Here's what you'll need: Bachelor’s, Master’s, or PhD degree in Electrical Engineering. Other engineering domain e.g. Physics, Chemistry, Electrical Engineering, Chemical Engineering, Materials Science are ok as long as candidate has experience with design verification process. Experience with Cadence Virtuoso or other EDA experience in at least one of the following tools - Calibre, Yield Explorer, StarRC/xRC, ICC2 & TCAD. Working knowledge of the design-to-mask workflow (schematic, simulation, layout, physical verification, GDSII, mask). 300mm 16nm/14nm/10nm nodes (or below) wafer manufacturing technology experience is preferred. Strong scripting experience in one of the following - tcl, bash/shell or python. The current base salary range for this role is between $106,000 - $145,000. Individual base pay rates will depend on factors including duties, work location, education, skills, qualifications and experience. Total compensation for this position will include a competitive benefits package and may include participation in company incentive compensation programs, which are based on factors to include organizational and individual performance. Total Rewards At Samsung Austin Semiconductor, base pay is just one part of our total compensation package. The base compensation for this role will depend on education, experience, skills, and location. We offer a comprehensive benefits package, including: Medical, dental, and vision insurance Life insurance and 401(k) matching with immediate vesting Onsite café(s) and workout facilities Paid maternity and paternity leave Paid time off (PTO) + 2 personal holidays and 10 regular holidays Wellness incentives and MORE Eligible full-time employees (salaried or hourly) may also receive MBO bonuses based on company, division, and individual performance. All positions at Samsung Austin Semiconductor are full-time on-site. U.S. Export Control This role may require access to information subject to U.S. export control laws. Applicants must be authorized to access such information or eligible for government authorization. Trade Secrets By submitting an application, you agree not to disclose to Samsung or induce or encourage Samsung to use any confidential or proprietary information (including trade secrets) belonging to a current or former employer or other entity. * Please visit Samsung membership to see Privacy Policy, which defaults according to your location. You can change Country/Language at the bottom of the page. If you are European Economic Resident, please click here . * Samsung Electronics America, Inc. and its subsidiaries are committed to Equal Employment Opportunity for all individuals regardless of race, color, religion, gender, age, national origin, marital status, sexual orientation, gender identity, status as a protected veteran, genetic information, status as a qualified individual with a disability, or any other characteristic protected by law.
Match this job to your CV
ApplySarthi scores your CV against this role, shows the skills you are missing, and writes a tailored version for the application.
Check my match →Similar open roles
- Physical Design Engineer - Foundry TeamSec · bengaluru
- Designer II (M), Interaction DesignSec
- Careers @ SRI-BSec · bengaluru
- Storage Firmware Engineer (Samsung Memory)Sec · bengaluru
- Physical Design Engineer - SOCSec · bengaluru
- STA Synthesis EngineerSec · bengaluru
- Linux BSP EngineerSec · bengaluru
- SOC Design Verification EngineerSec · bengaluru
Need answers during your interview? Try Live Sarthi.
Live Sarthi, an Interview Sarthi app, shows answer suggestions during the call.
- Hidden from supported screen sharingThe overlay stays out of supported Windows screen captures.
- Answers start in about 1.5 secondsResponse time varies with your connection and model.
- From your own CVYour projects and your experience, not a generic script.
- 30 minutes freeThen ₹99 for a 2-day pass with unlimited calls — you pay for the days you are interviewing, not a subscription.
A Windows app, from the same team as ApplySarthi.
Listed on workday · posted 2026-09-22. ApplySarthi collects openings and links to application pages; the role is advertised by Sec, not by us.