ApplySarthi

Senior CMP Process engineer

Sec

Tailor my CV for this job, freeView job and applyYour CV rewritten for this role, from your real experience. Sign in with Google, nothing to install.

Got this interview? Our apps help you get the job.

Skills named in this job

Read from the description itself, not inferred.

This role on the market

1,875 open process roles across 130 companies are on ApplySarthi right now, most of them in Bengaluru (77), Pune (65), Mumbai (61).

What process roles keep asking for: Agile (18%), Supply chain (15%), Excel (13%) — counted across their open postings here.

Paid media jobs

Sec has 651 open roles listed here.

Counted across 14 company job boards, updated as roles open and close.

Preparing for this interview

Interviews for process roles keep coming back to Agile, Supply chain, Excel. Practise those questions before you sit with Sec.

Questions you are likely to be asked

  1. Why do you want to join Sec?
  2. What is your experience with Paid media? Tell me one thing you learned the hard way.
  3. Walk me through a system you built. How was it designed, and what would you change now?
  4. Tell me about a hard bug you tracked down. How did you find the cause?
  5. How do you decide what to test, and what does good code review look like to you?

Prep Sarthi gives you a free mock interview: an AI interviewer asks you questions like these out loud, from your own CV and this job, and shows your score and your weakest answer.

Practise the Senior CMP Process engineer at Sec interview free →

About Samsung Austin Semiconductor Samsung is a world leader in advanced semiconductor technology, founded on the belief that the pursuit of excellence creates a better world. At Samsung Austin Semiconductor, we are Innovating Today to Power the Devices of Tomorrow. Come innovate with us! Position Summary A CMP (Chemical Mechanical Polishing) Process Engineer is responsible for the critical semiconductor manufacturing step of planarizing the wafer surface. This is achieved through a synergistic combination of chemical reactions and mechanical force, ensuring that subsequent layers of the chip can be built with high precision. The primary goal of a CMP engineer is to achieve a flat wafer surface by controlling the chemical reaction and mechanical force. Role and Responsibilities Here's What You'll Be Responsible For: Removal Rate (RR) Control: Conducting performance evaluations of various influence factors to ensure the thickness skew before and after CMP is consistent across the entire wafer. Condition Optimization: Determining the optimal process conditions to improve uniformity and resolve chronic issues, such as "center low RR profiles. Recipe Management: Developing and optimizing Recipe (RCP) parameters and improve flatness. Defect & uniformity Management: Managing and improving wafer uniformity and resolving defects such as scratches and particles. Consumable Life Cycle Management: Monitoring the usage cycles of consumables (pads, slurry) to ensure they do not exceed specifications, which could impact quality. Material Evaluation: Evaluating the performance of different slurries and polishing pads to optimize the CMP process. Skills and Qualifications Here's What You'll Need: Basic requirement Basic CMP Knowledge: Understanding of dielectric and metal CMP fundamentals, including slurry-pad-conditioning interactions and post-clean steps. Prefer to have some level of Equipment Familiarities: Hands-on experience with major industry CMP tools: AMAT/EBara and their end point systems Data & Statistics: Proficiency in Statistical Process Control (SPC), Fault Detection and Classification (FDC), and analysis software like JMP or Spotfire. Problem Solving: Ability to drive root-cause analysis using methodologies like FMEA, 8D, and first-principles physics approaches. Flexibility: As per business needs, sometimes it is required to work during off-hour times and/or with CWW shift schedule. Preferred Qualifications Familiar with Metrology Tools: Experience with Ellipsometry, SEM, and AFM for thickness and roughness check. Experience on Defect Reduction: Experience identifying killer defects and improving wafer yield. Basic Idea of Fab Integration: Understanding of how CMP affects following steps (Etch/Photo) and overall yield. DOE: Ability to run structured Design of Experiments for process optimization. The current base salary range for this role is between $106,000 - $145,000. Individual base pay rates will depend on factors including duties, work location, education, skills, qualifications and experience. Total compensation for this position will include a competitive benefits package and may include participation in company incentive compensation programs, which are based on factors to include organizational and individual performance. This position may include access to controlled information or technology under U.S. export control laws. Employment may be contingent on either the applicant verifying that the applicant falls under the “U.S. Person” definition (including U.S. citizens, U.S. lawful permanent residents, and those granted U.S. asylum or refugee status) or the employer timely obtaining any necessary export license under federal law. The employer evaluates export licensing on a case-by-case basis and may decline to proceed with a job applicant in its sole discretion, as export license applications can take many weeks to process. Total Rewards At Samsung Austin Semiconductor, base pay is just one part of our total compensation package. The base compensation for this role will depend on education, experience, skills, and location. We offer a comprehensive benefits package, including: Medical, dental, and vision insurance Life insurance and 401(k) matching with immediate vesting Onsite café(s) and workout facilities Paid maternity and paternity leave Paid time off (PTO) + 2 personal holidays and 10 regular holidays Wellness incentives and MORE Eligible full-time employees (salaried or hourly) may also receive MBO bonuses based on company, division, and individual performance. All positions at Samsung Austin Semiconductor are full-time on-site. Trade Secrets By submitting an application, you agree not to disclose to Samsung or induce or encourage Samsung to use any confidential or proprietary information (including trade secrets) belonging to a current or former employer or other entity. * Please visit Samsung membership to see Privacy Policy, which defaults according to your location. You can change Country/Language at the bottom of the page. If you are European Economic Resident, please click here . * Samsung Electronics America, Inc. and its subsidiaries are committed to Equal Employment Opportunity for all individuals regardless of race, color, religion, gender, age, national origin, marital status, sexual orientation, gender identity, status as a protected veteran, genetic information, status as a qualified individual with a disability, or any other characteristic protected by law.

Match this job to your CV

ApplySarthi scores your CV against this role, shows the skills you are missing, and writes a tailored version for the application.

Check my match →

Similar open roles

Need answers during your interview? Try Live Sarthi.

Live Sarthi, an Interview Sarthi app, shows answer suggestions during the call.

Try Live Sarthi free →

A Windows app, from the same team as ApplySarthi.

Listed on workday · posted 2026-10-13. ApplySarthi collects openings and links to application pages; the role is advertised by Sec, not by us.