Senior ASIC Design Engineer - Client IP
Ciena
Make my CV for this job, freeView job and applyYour CV, rewritten for this role using only your real experience. Sign in with Google and upload your CV. Nothing to install.
Skills named in this job
Read from the description itself, not inferred.
This role on the market
2,784 open design roles across 257 companies are on ApplySarthi right now, most of them in Bengaluru (265), Hyderabad (104), Delhi NCR (63).
- Staff Product Designer, Acquiring & Design SystemCheckout.com
- Sr Mgr Creative Production DesignTarget · bengaluru
- Advanced R&D - Analog Design EngineerKandou Ai
- Hardware Design EngineerLever Implementation Training Environment
- Head of DesignProton
Python jobs · Shell scripting jobs
Ciena has 145 open roles listed here.
- Hardware (PCBA) Design and Verification Intern (Winter 2027 - 4 months)
- ASIC Processor Complex Engineering Co-op (January 2027 - 4 months)
- IT Leadership Program - New Grads
- Senior Associate, Global Audit & Advisory
- Senior FPGA Verification Engineer
Counted across 14 company job boards, updated as roles open and close.
Preparing for this interview
2,784 open design roles are hiring right now across 257 companies, mostly in Bengaluru — so the questions repeat. Practise them before you sit with Ciena.
Questions you are likely to be asked
- Why do you want to join Ciena?
- What is your experience with Git? Tell me one thing you learned the hard way.
- How do you decide what to test, and what does good code review look like to you?
- Describe a time a deadline forced a trade-off in quality. What did you choose and why?
- How would you design an API for a feature you have worked on?
Prep Sarthi gives you a free mock interview: an AI interviewer asks you questions like these out loud, from your own CV and this job, and shows your score and your weakest answer.
Practise the Senior ASIC Design Engineer - Client IP at Ciena interview free →As the global leader in high-speed connectivity, Ciena is committed to a people-first approach. Our teams enjoy a culture focused on prioritizing a flexible work environment that empowers individual growth, well-being, and belonging. We’re a technology company that leads with our humanity—driving our business priorities alongside meaningful social, community, and societal impact. How You Will Contribute: The Wavelogic family of products are widely used in Ciena's optical fiber transmission solutions and are one of the main contributors to Ciena's success in the telecommunications industry. To further strengthen our team, we are looking for an enthusiastic digital design engineer who will be involved in the design of these products, working within a team of digital design engineers, verification engineers and architects. Your role as a senior digital design engineer will be to propose innovative solutions, in order to design power and area optimized functional blocks for the Wavelogic family of products. As a senior digital design engineer, you are expected to read and understand the architecture and functional requirements specification document(s) and communicate and collaborate with systems engineers and architects You will produce an implementation specification document and have it reviewed by your team, architects, analog designers if applicable You are accountable for the creation and integration of new and existing RTL code, algorithms and functions You are held responsible for designer testing of your code as well as debugging of your code during simulation and regression verification You will assist the verification team in determining coverage and provide design assertions and waivers as needed You are held responsible for crafting timing constraints for your code, and will participate in synthesis log reviews, constraint reviews, timing report analysis, layout and backend reviews You will be involved in lab validation of the product and its prototype if applicable You are expected to report on status updates on a regular basis The Must Haves: Electrical or computer engineering, or other applicable scientific degree at the BEng/BSc or MEng/MSc level Experience: 5+ years using System Verilog for design Experience: 5+ y ears running digital design synthesis, STA, timing closure and asynchronous clock crossings A highly motivated self-starter, able to work independently, while being a team player Ability to methodically solve complex technical problems Excellent organization, written and oral (English) communication skills Familiarity with digital (including formal) verification methods Good understanding of timing/power/area analysis and trade-offs Assets: Experience with digital silicon design backend process Experience with digital design for low power Experience with standards and protocols such as OTN/FlexO/B100G, Ethernet (100GE+) Experience with using GIT for source code management and revision tracking Experience with using Jira for schedule planning, assignment tracking and bug reporting Familiarity with programming languages such as Python, Make, bash. The annual pay range for this position is $109,000 - $174,000 CAD. #LI-BH Pay ranges at Ciena are designed to accommodate variations in knowledge, skills, experience, market conditions, and locations, reflecting our diverse products, industries, and lines of business. Please note that the pay range information provided in this posting pertains specifically to the primary location, which is the top location listed in case multiple locations are available. Non-Sales employees may be eligible for a discretionary incentive bonus, while Sales employees may be eligible for a sales commission. In addition to competitive compensation, Ciena offers a comprehensive benefits package, including medical, dental, and vision plans, participation in 401(K) (USA) & DCPP (Canada) with company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company-paid holidays, paid sick leave, and vacation time. We also comply with all applicable laws regarding Paid Family Leave and other leaves of absence. At Ciena, we are committed to building and fostering an environment in which our employees feel respected, valued, and heard. Ciena values the diversity of its workforce and respects its employees as individuals. We do not tolerate any form of discrimination. Ciena is an Equal Opportunity Employer, including disability and protected veteran status. If contacted in relation to a job opportunity, please advise Ciena of any accommodation measures you may require.
Match this job to your CV
ApplySarthi scores your CV against this role, shows the skills you are missing, and writes a tailored version for the application.
Check my match →Similar open roles
- Technical Documentation Engineer- Python AutomationCiena · delhi ncr
- ASIC/FPGA Design EngineerCiena · delhi ncr
- Project ManagementCiena · delhi ncr
- Kinaxis AnalystCiena · delhi ncr
- Platform LeadCiena · delhi ncr
- Account Management LeaderCiena · mumbai
- Network EngineerCiena · delhi ncr
- Anaplan Model BuilderCiena · delhi ncr
Need answers during your interview? Try Live Sarthi.
Live Sarthi, an Interview Sarthi app, shows answer suggestions during the call.
- Hidden from supported screen sharingThe overlay stays out of supported Windows screen captures.
- Answers start in about 1.5 secondsResponse time varies with your connection and model.
- From your own CVYour projects and your experience, not a generic script.
- 30 minutes freeThen ₹99 for a 2-day pass with unlimited calls — you pay for the days you are interviewing, not a subscription.
A Windows app, from the same team as ApplySarthi.
Listed on workday · posted 2026-08-28. ApplySarthi collects openings and links to application pages; the role is advertised by Ciena, not by us.