Principal Physical Verification Engineer
Broadcom
Tailor my CV for this job, freeView job and applyYour CV rewritten for this role, from your real experience. Sign in with Google, nothing to install.
Got this interview? Our apps help you get the job.
Skills named in this job
Read from the description itself, not inferred.
This role on the market
653 open verification roles across 39 companies are on ApplySarthi right now, most of them in Bengaluru (135), Hyderabad (51), Pune (9).
- Verification Engineer – AI SoC DevelopmentIntel
- Senior Engineer - CAD Physical VerificationMicron · hyderabad
- Senior Verification Engineer, PCIENvidia · bengaluru
What verification roles keep asking for: Python (47%), Perl (28%), C++ (21%) — counted across their open postings here.
Machine learning jobs · Perl jobs · Python jobs
Broadcom has 368 open roles listed here.
- Senior Engineerbengaluru
- Solution Engineer - ValueOps
- Core Distributed Systems Database Engineer
- Account Director, Broadcom Software
- Account Director, Broadcom Software
Counted across 14 company job boards, updated as roles open and close.
Preparing for this interview
Interviews for verification roles keep coming back to Python, Perl, C++. Practise those questions before you sit with Broadcom.
Questions you are likely to be asked
- Why do you want to join Broadcom?
- What is your experience with Machine learning? Tell me one thing you learned the hard way.
- How would you design an API for a feature you have worked on?
- What do you do when a production issue happens on your code?
- Walk me through a system you built. How was it designed, and what would you change now?
Prep Sarthi gives you a free mock interview: an AI interviewer asks you questions like these out loud, from your own CV and this job, and shows your score and your weakest answer.
Practise the Principal Physical Verification Engineer at Broadcom interview free →Please Note: 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) 2. If you already have a Candidate Account, please Sign-In before you apply. Job Description: Principal Physical Design Engineer — ASIC Products Division (APD) Location: San Jose, CA Position Type: Full-Time Who We Are — Physical Design Team in APD Broadcom’s ASIC Products Division (APD) is the global leader in custom high-performance silicon solutions. We partner with the world’s most innovative technology companies—spanning hyper-scale cloud providers, AI pioneers, and tier-1 networking infrastructure leaders—to co-design and manufacture complex, custom ASICs that power the modern digital backbone. The Physical Design team within APD is the world-class execution engine behind the industry's most advanced custom silicon. We push the limits of silicon technology by combining deep architectural expertise, advanced IP, cutting-edge physical design methodologies in 3nm/2nm nodes, and advanced 2.5D/3D chiplet integration to solve the most demanding compute and bandwidth challenges.We transform ultra-complex architectures into fully realized, high-yielding, first-pass silicon success. Broadcom is searching for a Physical Verification PD Engineer to join the Asic Products Division. This position involves working with the advanced nodes to continue driving next generation Artificial Intelligence and Machine Learning ecosystems through our PCIe Switch Products, while leading world class performance, through our Enterprise Products. More specifically, this position will require in-depth knowledge of Foundry rules, DFM and experience in silicon tape-out and RTO tapeout. Responsibilities : Execution of Chip level Physical Verification & Issue resolution Work on setting up DRM runsets for advance nodes and tool flows Manage and guide rules related to Top level Floorplan, I/O and bump planning Resolve physical design issues related to chip integration and assembly Provide technical direction on verification methodologies including DRC, LVS, ERC, and PERC Develop best practice guidelines for physical verification flows and runtime optimizations Preferred qualifications: Hands-on experience in running physical verification (LVS,DRC,ERC,PERC) Experience with EDA tools and flows such as ICV, Calibre and Pegasus EDA tools Rule deck coding experience in ICV, Calibre or Pegasus EDA tools Experience in resolving chip level DRC/LVS/EMIR issues for advance nodes and tape out experience Electrical Rule Checking (ERC/PERC): Analyze ESD (Electrostatic Discharge), latch-up, floating gates, and power-domain isolation vulnerabilities. Density & Fill: Manage automated dummy metal, poly, and diffusion filling strategies to meet local and global density rules. Yield Enhancement (DFM): Implement Design for Manufacturability fixes, including critical area analysis (CAA), via-doubling, and edge-displacement rules. Collaborate with physical design (P&R) to resolve critical top-level integration bottlenecks. Experience in scripting languages like Python, Tcl, or Perl Excellent verbal and written communication skills Must work in person at our San Jose site and no remote work allowed Education and Experience Requirements: Minimum: Bachelor’s degree required in Electrical Engineering or Electronics Engineering 12+ Years of relevant experience Compensation and Benefits The annual base salary range for this position is USD 143,800.00 To USD 230,000.00 As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements. Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence. Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law. If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
Match this job to your CV
ApplySarthi scores your CV against this role, shows the skills you are missing, and writes a tailored version for the application.
Check my match →Similar open roles
- Staff Software ArchitectBroadcom · hyderabad
- Senior UX Product DesignerBroadcom · hyderabad
- Senior z/OS Systems ProgrammerBroadcom
- R&D Engineer Software 5Broadcom
- Agentic AI ArchitectBroadcom
- Instructional Designer - Mainframe EducationBroadcom
- Technical Lead / EPMBroadcom
- R&D Engineer Software 5Broadcom · hyderabad
Need answers during your interview? Try Live Sarthi.
Live Sarthi, an Interview Sarthi app, shows answer suggestions during the call.
- Hidden from supported screen sharingThe overlay stays out of supported Windows screen captures.
- Answers start in about 1.5 secondsResponse time varies with your connection and model.
- From your own CVYour projects and your experience, not a generic script.
- 30 minutes freeThen ₹99 for a 2-day pass with unlimited calls — you pay for the days you are interviewing, not a subscription.
A Windows app, from the same team as ApplySarthi.
Listed on workday · posted 2026-10-23. ApplySarthi collects openings and links to application pages; the role is advertised by Broadcom, not by us.