Principal Engineer, ASIC Analog Design
Micron
Make my CV for this job, freeView job and applyYour CV, rewritten for this role using only your real experience. Sign in with Google and upload your CV. Nothing to install.
Skills named in this job
Read from the description itself, not inferred.
This role on the market
186 open analog roles across 16 companies are on ApplySarthi right now, most of them in Bengaluru (31), Hyderabad (10), Pune (3).
- Advanced R&D - Analog Design EngineerKandou Ai
- Analog Design InternMarvell
- Principal Analog Validation EngineerNxp
- Analog Design EngineerAnalogdevices
- Analog/Mixed-Signal Design EngineerBroadcom
Micron has 1,989 open roles listed here.
- Global Quality FrontEnd Central Quality Assurance Engineerhyderabad
- Senior Structured Data Access Control Process Analysthyderabad
- Senior/Staff NAND Design Rule Engineerhyderabad
- Director, Technology Engineering & Innovation (TE&I) – Indiahyderabad
- Dry Etch MDE Shift Engineer
Counted across 14 company job boards, updated as roles open and close.
Preparing for this interview
186 open analog roles are hiring right now across 16 companies, mostly in Bengaluru — so the questions repeat. Practise them before you sit with Micron.
Questions you are likely to be asked
- Why do you want to join Micron?
- What is your experience with MATLAB? Tell me one thing you learned the hard way.
- Walk me through a system you built. How was it designed, and what would you change now?
- Tell me about a hard bug you tracked down. How did you find the cause?
- How do you decide what to test, and what does good code review look like to you?
Prep Sarthi gives you a free mock interview: an AI interviewer asks you questions like these out loud, from your own CV and this job, and shows your score and your weakest answer.
Practise the Principal Engineer, ASIC Analog Design at Micron interview free →Our vision is to transform how the world uses information to enrich life for all . Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever. Key Responsibilities Be part of a highly skilled and challenging high-speed PHY design team working on advanced technology nodes (12nm and below). Own analog sub-blocks within the PHY and drive specification, design, simulation, reliability, and mixed-mode verification. Leverage AI-enabled tools to improve productivity and decision-making. Drive layout implementation through mask designers while ensuring compliance with process rules and DFM requirements. Participate in design reviews with internal teams and customers, explaining design choices and robustness. Collaborate with cross-functional teams across multiple global locations. Create IP EDA views including Behavioral models, Verilog-A, timing views, and abstracts. Participate in silicon bring-up, characterization, and correlation of silicon results with models and simulations. Mentor and guide junior engineers. Competitive compensation and equal opportunity workplace. Required Skills Strong analog/mixed-signal CMOS circuit design experience in deep sub-micron technologies (2nm to 28nm). Experience in High-Speed Memory Interfaces (DDR3/4/5, LPDDR5/6, GDDR5/6/7) or SerDes Interfaces (PCIe, MIPI, HDMI, USB, SATA, etc.). Full ownership experience of at least one critical PHY sub-block such as: PLL DLL CDR High-speed Receiver with Equalization Transmitter Front-End High-Speed Data Path Deep understanding of analog and mixed-signal design concepts with high-speed link experience. Mandatory experience in SerDes and/or Parallel Interfaces. Mandatory experience with TX/RX Equalization techniques (FFE, CTLE, DFE). Experience with CDR and clocking architectures. Hands-on experience in FinFET technologies (10nm and below). Ability to develop block-level specifications based on link budgets. Experience in system-level modeling using Verilog-A and/or Python. Experience working with Packaging and Board teams. Knowledge of ESD design considerations. Experience in lab testing and collaborating with validation teams for data analysis. Experience designing high-speed I/O cells such as DDR, LVDS, HSTL, and CML. Experience with power delivery circuits including Bandgap, LDO, and Bias circuits. Strong understanding of AMS design, advanced CMOS, and FinFET technologies. Knowledge of mismatch analysis, Monte Carlo simulations, transistor-level noise analysis, and deep sub-micron device physics. Experience supervising complex analog layouts and defining IP floorplans. Hands-on experience with industry-standard tools such as Cadence ADE, Spectre, AMS Verification, EM/IR flows, MATLAB, and Calibre. Working knowledge of mixed-mode simulation, signal integrity, and ESD analysis. Education & Experience M.S./M.Tech or B.S./B.E. in Electronics. Experience Required: 8+ Years. About Micron Technology, Inc. We are an industry leader in innovative memory and storage solutions transforming how the world uses information to enrich life for all . With a relentless focus on our customers, technology leadership, and manufacturing and operational excellence, Micron delivers a rich portfolio of high-performance DRAM, NAND, and NOR memory and storage products through our Micron® and Crucial® brands. Every day, the innovations that our people create fuel the data economy, enabling advances in artificial intelligence and 5G applications that unleash opportunities — from the data center to the intelligent edge and across the client and mobile user experience. To learn more, please visit micron.com/careers All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, veteran or disability status. To request assistance with the application process and/or for reasonable accommodations, please contact hrsupport_india@micron.com Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards. Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron. AI alert : Candidates are encouraged to use AI tools to enhance their resume and/or application materials. However, all information provided must be accurate and reflect the candidate's true skills and experiences. Misuse of AI to fabricate or misrepresent qualifications will result in immediate disqualification. Fraud alert: Micron advises job seekers to be cautious of unsolicited job offers and to verify the authenticity of any communication claiming to be from Micron by checking the official Micron careers website in the About Micron Technology, Inc.
Match this job to your CV
ApplySarthi scores your CV against this role, shows the skills you are missing, and writes a tailored version for the application.
Check my match →Similar open roles
- Staff Engineer , ESSD ValidationMicron · bengaluru
- Engineer, DDEG Design MethodologyMicron · hyderabad
- SR ENGINEER, DDEG Design MethodologyMicron · hyderabad
- STAFF ENGINEER, DDEG Design MethodologyMicron · hyderabad
- STAFF ENGINEER, DDEG Design MethodologyMicron · hyderabad
- Principal AI Engineer, SMAIMicron · hyderabad
- Sr. Observability EngineerMicron · hyderabad
- Senior Engineer - ESSD ValidationMicron · bengaluru
Need answers during your interview? Try Live Sarthi.
Live Sarthi, an Interview Sarthi app, shows answer suggestions during the call.
- Hidden from supported screen sharingThe overlay stays out of supported Windows screen captures.
- Answers start in about 1.5 secondsResponse time varies with your connection and model.
- From your own CVYour projects and your experience, not a generic script.
- 30 minutes freeThen ₹99 for a 2-day pass with unlimited calls — you pay for the days you are interviewing, not a subscription.
A Windows app, from the same team as ApplySarthi.
Listed on workday · posted 2026-08-28. ApplySarthi collects openings and links to application pages; the role is advertised by Micron, not by us.