ApplySarthi

Principal Design Engineer

Cadence

Tailor my CV for this job, freeView job and applyYour CV rewritten for this role, from your real experience. Sign in with Google, nothing to install.

Got this interview? Our apps help you get the job.

Prep SarthiFree 7-min demoPractise this interview with an AI interviewer, out loud.Unlimited mocks · ₹99/month →Live Sarthi30 min free demoAnswer hints during the real call, hidden from supported screen sharing.Unlimited interviews · ₹99/2 days · Windows →

Skills named in this job

Read from the description itself, not inferred.

This role on the market

2,822 open design roles across 219 companies are on ApplySarthi right now, most of them in Bengaluru (270), Hyderabad (104), Delhi NCR (52).

Design Engineer jobs in Pune · Design Engineer jobs in India · Perl jobs · Python jobs

Cadence has 606 open roles listed here.

Counted across 14 company job boards, updated as roles open and close.

Preparing for this interview

2,822 open design roles are hiring right now across 219 companies, mostly in Bengaluru — so the questions repeat. Practise them before you sit with Cadence.

Questions you are likely to be asked

  1. Why do you want to join Cadence?
  2. What is your experience with Perl? Tell me one thing you learned the hard way.
  3. What do you do when a production issue happens on your code?
  4. Walk me through a system you built. How was it designed, and what would you change now?
  5. Tell me about a hard bug you tracked down. How did you find the cause?

Prep Sarthi gives you a free mock interview: an AI interviewer asks you questions like these out loud, from your own CV and this job, and shows your score and your weakest answer.

Practise the Principal Design Engineer at Cadence interview free →

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Education: BE/ B Tech/ ME/ M Tech / MS : Expr 6 – 15 (T3/T4) B.Tech/BE/ME/Mtech with hands-on experience physical design , timing closure and physical verification. Exp with ASIC design flow, hierarchical physical design strategies, methodologies and understand deep sub-micron technology issues. Solid knowledge on physical design flow, Timing closure and physical verification. Knowledge of formal verification, EM-IR . Good track records of working on complex IP’s & SoC’s below 7 nm Power user of Cadence implementation tools, such as Genus, Innovus, Quantus,Tempus, PVS, Voltus. Automation and programming-minded, coding experience in Makefile/Tcl/Tk/Perl/Python. Any AI expr is add on. Self-motivated, able to work independently or as a team player, excellent verbal and written communication skills. We’re doing work that matters. Help us solve what others can’t.

Match this job to your CV

ApplySarthi scores your CV against this role, shows the skills you are missing, and writes a tailored version for the application.

Check my match →

Similar open roles

Need answers during your interview? Try Live Sarthi.

Live Sarthi, an Interview Sarthi app, shows answer suggestions during the call.

Try Live Sarthi free →

A Windows app, from the same team as ApplySarthi.

Listed on workday · posted 2026-08-30. ApplySarthi collects openings and links to application pages; the role is advertised by Cadence, not by us.