ApplySarthi

Intern - Design Engineering

Cadence

Tailor my CV for this job, freeView job and applyYour CV rewritten for this role, from your real experience. Sign in with Google, nothing to install.

Got this interview? Our apps help you get the job.

This role on the market

7,250 open engineering roles across 744 companies are on ApplySarthi right now, most of them in Bengaluru (372), Hyderabad (132), Mumbai (55).

What engineering roles keep asking for: Python (22%), AWS (21%), Observability (14%), System design (13%), CI/CD (12%) — counted across their open postings here.

Cadence has 708 open roles listed here.

Counted across 14 company job boards, updated as roles open and close.

Preparing for this interview

Interviews for engineering roles keep coming back to Python, AWS, Observability, System design. Practise those questions before you sit with Cadence.

Questions you are likely to be asked

  1. Why do you want to join Cadence?
  2. Walk me through a system you built. How was it designed, and what would you change now?
  3. Tell me about a hard bug you tracked down. How did you find the cause?
  4. How do you decide what to test, and what does good code review look like to you?
  5. Describe a time a deadline forced a trade-off in quality. What did you choose and why?

Prep Sarthi gives you a free mock interview: an AI interviewer asks you questions like these out loud, from your own CV and this job, and shows your score and your weakest answer.

Practise the Intern - Design Engineering at Cadence interview free →

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. About the team: Our team deliver many high-performance products based on the industry’s advanced technology with high frequencies up to 6400MHz. Our product processes include TSMC 3nm/5nm/7nm/12nm and Samsung 4nm/5nm/7nm/8nm/10nm, etc. In the team you will face great challenges such as FP, CTS, STA, etc. At the same time, you will get rich experience and advanced methodology. Focus on high speed digital DDR and HBM/UCIe/PCIe/eUSB IPs physical implementation, develop necessary scripts or tools to enhance current PD design flow. Work in product projects, including but not limited to: complete the project tasks; solve design issue and provide flow to check and avoid similar issue; analyze and summarize PPA optimization methodologies and results, implement optimal design parameters and flows for different projects. 实习 - 数字后端工程师 (工作地点:上海) 职位描述: (1)芯片物理设计, 后端布局布线,STA,物理验证等。 (2)团队合作,负责电路后端设计及交付,设计质量和进度控制 职位需求: (1)微电子,电子工程硕士以上学历 (2)较强的问题分析以及团队合作能力 (3)较强的中英文口语沟通及写作能力 (4)熟悉数字后端工具 (5)积极主动, 有责任心 **每周可以工作至少3天,实习期6-8个月 We’re doing work that matters. Help us solve what others can’t.

Match this job to your CV

ApplySarthi scores your CV against this role, shows the skills you are missing, and writes a tailored version for the application.

Check my match →

Similar open roles

Need answers during your interview? Try Live Sarthi.

Live Sarthi, an Interview Sarthi app, shows answer suggestions during the call.

Try Live Sarthi free →

A Windows app, from the same team as ApplySarthi.

Listed on workday · posted 2026-11-05. ApplySarthi collects openings and links to application pages; the role is advertised by Cadence, not by us.