ApplySarthi

IC Design Engineer (STA/ Synthesis)

Broadcom

Tailor my CV for this job, freeView job and applyYour CV rewritten for this role, from your real experience. Sign in with Google, nothing to install.

Got this interview? Our apps help you get the job.

Skills named in this job

Read from the description itself, not inferred.

This role on the market

24 open synthesis roles across 14 companies are on ApplySarthi right now, most of them in Hyderabad (3), Bengaluru (3).

What synthesis roles keep asking for: Python (38%), Perl (21%), Excel (17%) — counted across their open postings here.

Perl jobs

Broadcom has 392 open roles listed here.

Counted across 14 company job boards, updated as roles open and close.

Preparing for this interview

Interviews for synthesis roles keep coming back to Python, Perl, Excel. Practise those questions before you sit with Broadcom.

Questions you are likely to be asked

  1. Why do you want to join Broadcom?
  2. What is your experience with Perl? Tell me one thing you learned the hard way.
  3. Describe a time a deadline forced a trade-off in quality. What did you choose and why?
  4. How would you design an API for a feature you have worked on?
  5. What do you do when a production issue happens on your code?

Prep Sarthi gives you a free mock interview: an AI interviewer asks you questions like these out loud, from your own CV and this job, and shows your score and your weakest answer.

Practise the IC Design Engineer (STA/ Synthesis) at Broadcom interview free →

Please Note: 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) 2. If you already have a Candidate Account, please Sign-In before you apply. Job Description: Broadcom is looking for a lead STA/ Synthesis engineer. In this role, you will be contributing to constraint development, constraint validation, synthesis, audits (CDC, RDC, Static Equivalence, Low Power) and timing closure of mission critical IP and ASIC blocks in advanced technology nodes Responsibilities Include: Develop and validate timing constraints for intricate SoC designs. Perform static timing analysis (STA) using industry-standard tools (e.g., PrimeTime, Tempus) Perform synthesis and run static audits (CDC, RDC, Low Power, equivalence) for high speed, complex digital and mixed signal blocks Define and implement timing signoff methodologies, including process corners, derates, and uncertainties. Conduct pre-route timing checks and quality of results (QoR) analysis. Automate timing analysis processes using scripting languages such as Tcl or Perl. Provide guidance on clock tree synthesis and optimization for energy-efficient designs. Ensure compliance with timing signoff checklists and criteria. Generate timing ECO's for timing closure Drive timing closure for complex IP and ASIC blocks Qualifications: Experience with high-complexity silicon in advanced technology nodes. Familiarity with timing constraint development for hierarchical designs. Knowledge of clock tree planning and implementation for SoCs. Experience with timing ECO creation and final timing signoff. Proficiency in using STA tools (e.g., PrimeTime, TCM, Tempus) and scripting languages (e.g., Tcl, Perl). Proficiency in using synthesis and audit tools (DC-T, Genus, Fishtail, VCLP, Formality) Strong understanding of ASIC design flows, including RTL and place-and-route. Excellent problem-solving skills and attention to detail. Effective communication and teamwork abilities. Ability to work independently in a fast paced, cross geographical environment. Direct or indirect experience with RTL/ Design is a plus At a minimum Bachelors and 12+ years of related experience or Masters degree and 10+ years of related experience or PhD and 7+ years of related experience. At this level post-graduate coursework is highly desirable Compensation and Benefits The annual base salary range for this position is USD 143,800.00 To USD 230,000.00 As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements. Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence. Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law. If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Match this job to your CV

ApplySarthi scores your CV against this role, shows the skills you are missing, and writes a tailored version for the application.

Check my match →

Similar open roles

Need answers during your interview? Try Live Sarthi.

Live Sarthi, an Interview Sarthi app, shows answer suggestions during the call.

Try Live Sarthi free →

A Windows app, from the same team as ApplySarthi.

Listed on workday · posted 2026-10-31. ApplySarthi collects openings and links to application pages; the role is advertised by Broadcom, not by us.