DFT Design Engineering Intern
Intel
Tailor my CV for this job, freeView job and applyYour CV rewritten for this role, from your real experience. Sign in with Google, nothing to install.
Got this interview? Our apps help you get the job.
Skills named in this job
Read from the description itself, not inferred.
This role on the market
6,580 open engineering roles across 667 companies are on ApplySarthi right now, most of them in Bengaluru (366), Hyderabad (136), Pune (61).
- Engineering Operation TechnicianAmazon
- DE&A - Core - Cloud Data Engineering - DatabricksZensar · bengaluru
- Engineering Manager - Team Lead Engineering Roche Cloud Platform (RCP) for MulticloudRoche
- Manager of Software Engineering - Java Full Stack, AI/MLJPMorgan · bengaluru
- Software Engineering Lead analyst- HIH - EvernorthCigna · hyderabad
What engineering roles keep asking for: Python (21%), AWS (21%), Observability (14%), System design (14%) — counted across their open postings here.
Intel has 791 open roles listed here.
- Analog Design Engineerbengaluru
- EDA Tools License Managementbengaluru
- Packaging Module Development Engineer
- Packaging Module Development Engineer
- RTL Design Engineer
Counted across 14 company job boards, updated as roles open and close.
Preparing for this interview
Interviews for engineering roles keep coming back to Python, AWS, Observability, System design. Practise those questions before you sit with Intel.
Questions you are likely to be asked
- Why do you want to join Intel?
- What is your experience with Linux? Tell me one thing you learned the hard way.
- Describe a time a deadline forced a trade-off in quality. What did you choose and why?
- How would you design an API for a feature you have worked on?
- What do you do when a production issue happens on your code?
Prep Sarthi gives you a free mock interview: an AI interviewer asks you questions like these out loud, from your own CV and this job, and shows your score and your weakest answer.
Practise the DFT Design Engineering Intern at Intel interview free →Job Details: Job Description: In this position, you will be involving in the training, design and development of next generation SOC by using AI for wide range of Intel products. Your responsibilities will include one or some of the following but not limited to: Perform evaluation and development of new DFT test methodology to meet guaranteed specification and screen defects on silicon which meets Intel's product quality commitment Assist DFT Engineers in implementation of defined DFT architecture. Use CAD tool extensively to simulate logic behavior and circuit performance Understand VLSI Structural Design methodology and automate design flows Implement DFT designs within the confines of structural and physical parameters, such as synthesis, floor planning, power-grid and clock tree designs, timing budgeting and closure, place and route, RC-extraction and integration. Developing AI capabilities for the above items that includes AI skills, agent and building agentic AI flow. Qualifications: You must possess the below minimum qualifications to be initially considered for this position: Currently pursuing Bachelor of Science degree in Electrical Engineering and/or Computer Engineering and/or Computer Science or a Masters of Science degree in Electrical Engineering and/or Computer Engineering and/or Computer Science Good communication skills and proficient in English Knowledge on Unix, VLSI Design, SOC/PC Architecture, System Verilog, DFT Methodologies is major plus Job Type: Student / Intern Shift: Shift 1 (Malaysia) Primary Location: Malaysia, Penang Additional Locations: Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust N/A Work Model for this Role This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change. * ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
Match this job to your CV
ApplySarthi scores your CV against this role, shows the skills you are missing, and writes a tailored version for the application.
Check my match →Similar open roles
- CPU DFT ManagerIntel · bengaluru
- CPU Circuit Design LeadIntel · bengaluru
- IP RTL Senior Design EngineerIntel · bengaluru
- Senior Director , Data and IntelligenceIntel · bengaluru
- Spice Modeling EngineerIntel · bengaluru
- SoC Verification EngineerIntel · bengaluru
- PDK EngineerIntel · bengaluru
- PDK EngineerIntel · bengaluru
Need answers during your interview? Try Live Sarthi.
Live Sarthi, an Interview Sarthi app, shows answer suggestions during the call.
- Hidden from supported screen sharingThe overlay stays out of supported Windows screen captures.
- Answers start in about 1.5 secondsResponse time varies with your connection and model.
- From your own CVYour projects and your experience, not a generic script.
- 30 minutes freeThen ₹99 for a 2-day pass with unlimited calls — you pay for the days you are interviewing, not a subscription.
A Windows app, from the same team as ApplySarthi.
Listed on workday · posted 2026-10-21. ApplySarthi collects openings and links to application pages; the role is advertised by Intel, not by us.