Design Engineer II
Cadence
Tailor my CV for this job, freeView job and applyYour CV rewritten for this role, from your real experience. Sign in with Google, nothing to install.
Got this interview? Our apps help you get the job.
Skills named in this job
Read from the description itself, not inferred.
This role on the market
3,141 open design roles across 272 companies are on ApplySarthi right now, most of them in Bengaluru (288), Hyderabad (112), Delhi NCR (54).
- Designer II, Product DesignFis
- Learning Design LeadHumana
- ASIC Design Verification EngineerBroadcom
- Design Technology Co-Optimization (DTCO) Engineer, Design flow and MethodologySec
- Fire Protection Design Engineer, Data Center EngineeringAmazon
What design roles keep asking for: Python (18%) — counted across their open postings here.
Cadence has 644 open roles listed here.
- Director, Product Management — Custom & Analog Design Solutions
- Digital IC, Account Technology Executive (ATX)
- Mixed Signal IP - Senior Program Manager
- R&D Certification Engineer (Cybersecurity)
- Lead Application Engineer
Counted across 14 company job boards, updated as roles open and close.
Preparing for this interview
Interviews for design roles keep coming back to Python. Practise those questions before you sit with Cadence.
Questions you are likely to be asked
- Why do you want to join Cadence?
- What is your experience with Perl? Tell me one thing you learned the hard way.
- Tell me about a hard bug you tracked down. How did you find the cause?
- How do you decide what to test, and what does good code review look like to you?
- Describe a time a deadline forced a trade-off in quality. What did you choose and why?
Prep Sarthi gives you a free mock interview: an AI interviewer asks you questions like these out loud, from your own CV and this job, and shows your score and your weakest answer.
Practise the Design Engineer II at Cadence interview free →At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. We are a small group of individuals designing among the most complex chip in the world getting into the award-winning Cadence Design Systems Palladium platform… As such we are seeking an experienced DFT engineer which role will span across the full spectrum of the DFT implementation: from architecture definition through silicon testing and debug. A bonus, this individual will have cross functional teams’ interactions not only within our group; but across Cadence and the multiple BU involved in our developments. Key responsibilities: Define and implement SoC level DFT architecture for large and complex designs. Develop, integrate, and support SCAN, ATPG, MBIST, BSCAN and iJTAG. Perform DFT insertion, verification, and coverage analysis at block and SoC levels. Drive pre-silicon DFT sign-off, including DRC closure and coverage targets. Support post-silicon debug, failure analysis and yield learning. Collaborate with RTL, verification, physical design and operation teams. Qualifications: BS with a minimum of 2 years of experience OR MS and 0 years of experience Must-have skills: Strong expertise in SCAN, ATPG, MBIST. Experience with pre-silicon validation and post-silicon debug. Strong problem solving and debugging skills. Ability to work effectively in a cross-functional engineering environment. Good-to-have skills: Scripting experience (TCL, Perl, Python or equivalent) for flow automation and analysis. Experience with IP-level DFT integration and reuse. Exposure to low-power DFT considerations and complex clocking architectures. Familiarity with manufacturing test flows and silicon yield improvement. The annual salary range for California is $88,900 to $165,100. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more. We’re doing work that matters. Help us solve what others can’t.
Match this job to your CV
ApplySarthi scores your CV against this role, shows the skills you are missing, and writes a tailored version for the application.
Check my match →Similar open roles
- Sr Facilities ManagerCadence · delhi ncr
- Sr Principal Application EngineerCadence · delhi ncr
- HRIS ArchitectCadence · delhi ncr
- Principal Design EngineerCadence · pune
- Lead FrontEnd Methodology EngineerCadence · bengaluru
- Solutions Architect - AECadence · bengaluru
- Principal Application EngineerCadence · bengaluru
- principal Application engineerCadence · bengaluru
Need answers during your interview? Try Live Sarthi.
Live Sarthi, an Interview Sarthi app, shows answer suggestions during the call.
- Hidden from supported screen sharingThe overlay stays out of supported Windows screen captures.
- Answers start in about 1.5 secondsResponse time varies with your connection and model.
- From your own CVYour projects and your experience, not a generic script.
- 30 minutes freeThen ₹99 for a 2-day pass with unlimited calls — you pay for the days you are interviewing, not a subscription.
A Windows app, from the same team as ApplySarthi.
Listed on workday · posted 2026-10-12. ApplySarthi collects openings and links to application pages; the role is advertised by Cadence, not by us.