Analog Design Intern, MS - Summer 2027
Marvell
Make my CV for this job, freeView job and applyYour CV, rewritten for this role using only your real experience. Sign in with Google and upload your CV. Nothing to install.
Skills named in this job
Read from the description itself, not inferred.
This role on the market
186 open analog roles across 16 companies are on ApplySarthi right now, most of them in Bengaluru (31), Hyderabad (10), Pune (3).
- Advanced R&D - Analog Design EngineerKandou Ai
- Principal Analog Validation EngineerNxp
- Analog Design EngineerAnalogdevices
- Analog/Mixed-Signal Design EngineerBroadcom
- Sr. Director Analog/RF/Mixed Signal IC Design & DevelopmentNokia
Linux jobs · Perl jobs · Python jobs
Marvell has 251 open roles listed here.
- Principal ATE Test Development Engineer
- Analog Design Intern
- Executive Administrative Assistant
- Senior Principal Engineer – Hardware Chip Lead, Connectivity BU
- Sr IT SOX/Compliance Manager
Counted across 14 company job boards, updated as roles open and close.
Preparing for this interview
186 open analog roles are hiring right now across 16 companies, mostly in Bengaluru — so the questions repeat. Practise them before you sit with Marvell.
Questions you are likely to be asked
- Why do you want to join Marvell?
- What is your experience with Linux? Tell me one thing you learned the hard way.
- Walk me through a design from your portfolio, from the problem to the result.
- Tell me about design feedback you disagreed with. What happened?
- How do you test a design with users before it is built?
Prep Sarthi gives you a free mock interview: an AI interviewer asks you questions like these out loud, from your own CV and this job, and shows your score and your weakest answer.
Practise the Analog Design Intern, MS - Summer 2027 at Marvell interview free →About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities. At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. Your Team, Your Impact The Central Engineering Test Chip Development team provides hardware validation for custom SRAM, logic, I/O, and security circuits across Marvell business units in advanced semiconductor technology nodes. The team designs and develops test chips, establishes laboratory infrastructures for silicon characterization and measurement collection, and partners with custom circuit design teams to conduct detailed circuit analysis that verifies silicon performance and functionality. What You Can Expect • Design and verify test chip experiments using Verilog simulation. • Develop, generate, simulate, and debug Verilog-based test patterns for hardware validation of test chip experiments. • Develop and maintain laboratory environments that support hardware debug, diagnostics, characterization, and measurement data collection. • Create software tools and automation scripts (Perl, Python, and Tcl) for design support, hardware characterization, laboratory measurements, data processing, and results analysis. • Analyze, summarize, document, and present characterization and validation results to engineering teams and stakeholders. What We're Looking For Currently enrolled in a Master’s Degree in MSEE, MSCE, or a related field with an expected graduation date of Fall 2027 – Summer 2028. Strong understanding of digital logic circuits, memory architectures, I/O circuits, and semiconductor device physics. Proven experience in design and development, supported by excellent verbal and written communication skills. Proficiency in Linux/Unix environments, with strong programming and scripting skills in Perl and Python. Demonstrated ability to work effectively in cross-functional, multidisciplinary teams to solve complex technical challenges. Expected Base Pay Range (USD) 38 - 76, $ per hour. The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions. 

 Additional Compensation and Benefit Elements Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life’s most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights for our interns: medical, dental, and vision coverage, perks and discounts, robust mental health resources to prioritize emotional well-being, and paid holidays. Additional compensation may be available for intern PhD candidates. We look forward to sharing more with you during the interview process. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com . Interview Integrity To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews. These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process. This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-TT1
Match this job to your CV
ApplySarthi scores your CV against this role, shows the skills you are missing, and writes a tailored version for the application.
Check my match →Similar open roles
- Sr Principal Engineer- Switch ArchitectureMarvell · bengaluru
- Distinguished Engineer, Switch ArchitectMarvell · bengaluru
- Corporate CounselMarvell · bengaluru
- Sr. Staff Field Applications Engineer(Switching)Marvell · bengaluru
- Disaster Recovery Management LeadMarvell · bengaluru
- Package Design Principal EngineerMarvell · bengaluru
- Package Design Staff/Sr.Staff EngineerMarvell · bengaluru
- Infrastructure and Email Security EngineerMarvell · bengaluru
Need answers during your interview? Try Live Sarthi.
Live Sarthi, an Interview Sarthi app, shows answer suggestions during the call.
- Hidden from supported screen sharingThe overlay stays out of supported Windows screen captures.
- Answers start in about 1.5 secondsResponse time varies with your connection and model.
- From your own CVYour projects and your experience, not a generic script.
- 30 minutes freeThen ₹99 for a 2-day pass with unlimited calls — you pay for the days you are interviewing, not a subscription.
A Windows app, from the same team as ApplySarthi.
Listed on workday · posted 2026-09-14. ApplySarthi collects openings and links to application pages; the role is advertised by Marvell, not by us.