Physical Verification Engineer
Salience Labs
Tailor my CV for this job, freeView job and applyYour CV rewritten for this role, from your real experience. Sign in with Google, nothing to install.
Got this interview? Our apps help you get the job.
Skills named in this job
Read from the description itself, not inferred.
This role on the market
682 open verification roles across 42 companies are on ApplySarthi right now, most of them in Bengaluru (146), Hyderabad (54), Pune (10).
- Design Verification Engineer, Amazon LeoAmazon
- Senior / Staff Verification Engineer - RF/TIA (Analog Mixed Signal)Marvell
- Seasonal Sneaker Verification ExpertStockX
- Principal Engineer, Design verificationMicron · hyderabad
- Senior Principal Design Verification EngineerNxp · bengaluru
What verification roles keep asking for: Python (48%), Perl (28%), C++ (23%), Linux (13%) — counted across their open postings here.
Salience Labs has 12 open roles listed here.
- Photonic Component Modelling Engineer
- Senior Reliability Engineer
- System Test Engineer
- Field Application Engineer - Optical Circuit Switching
- Photonics Design Engineer
Counted across 14 company job boards, updated as roles open and close.
Preparing for this interview
Interviews for verification roles keep coming back to Python, Perl, C++, Linux. Practise those questions before you sit with Salience Labs.
Questions you are likely to be asked
- Why do you want to join Salience Labs?
- What is your experience with Git? Tell me one thing you learned the hard way.
- Tell me about a hard bug you tracked down. How did you find the cause?
- How do you decide what to test, and what does good code review look like to you?
- Describe a time a deadline forced a trade-off in quality. What did you choose and why?
Prep Sarthi gives you a free mock interview: an AI interviewer asks you questions like these out loud, from your own CV and this job, and shows your score and your weakest answer.
Practise the Physical Verification Engineer at Salience Labs interview free →About us Salience Labs is building an industry-defining approach to optical circuit switching for AI infrastructure, engineered for real latency reduction and cost savings. We're moving towards real-world deployment, and joining at this stage means genuine ownership over that next chapter, working alongside a highly technical team on one of the most consequential problems in AI infrastructure today. About the Role We’re looking for a Physical Verification Engineer to drive DRC/LVS signoff for our integrated circuit and photonic integrated circuit (PIC) designs. You’ll work at the intersection of electronic and photonic design, running and debugging verification flows against foundry PDKs and helping keep our tapeouts clean. What You’ll Do Run and debug physical verification (DRC, LVS, extraction) on IC and photonic IC layouts Debug LVS/DRC discrepancies, including port mismatches, hierarchy mismatches, and device recognition issues Read, manipulate, and QA GDS/OASIS layout data Maintain and extend verification runsets and rule decks Build Python/Tcl/shell tooling to automate verification flows and triage error reports Maintain verification libraries and runsets under version control, with controlled release processes Handle third-party and foundry IP with care, following licensing terms Work with design, layout, and CAD teams to close out verification issues ahead of tapeout Document known issues, workarounds, and runset changes What You Bring Required 3+ years of hands-on physical verification experience in IC design Practical experience with Siemens Calibre and/or Synopsys ICV for DRC/LVS signoff Experience with custom/analog layout tools such as Cadence Virtuoso or Synopsys CustomCompiler Strong working knowledge of GDS/OASIS formats and LVS concepts Proficiency with Linux and scripting in Python, Tcl, or shell Experience managing rule decks, runsets, or libraries under version control (e.g., Git) Ability to independently debug complex hierarchical netlist and layout issues Strong written communication for documenting root causes and fixes Nice to have Photonic IC verification experience Experience with Verilog/SystemVerilog netlists Exposure to foundry PDK qualification Experience building internal automation to scale verification Find more English Speaking Jobs in United Kingdom on Arbeitnow
Match this job to your CV
ApplySarthi scores your CV against this role, shows the skills you are missing, and writes a tailored version for the application.
Check my match →Similar open roles
- Business Operations Manager - UKSalience Labs
- Head of Manafacturing OperationsSalience Labs
- Software Engineer – Applications and User InterfaceSalience Labs
- HR Operations ManagerSalience Labs
- Lead Photonics Design Engineer - III/V ComponentsSalience Labs
- Senior Reliability EngineerSalience Labs
- System Test EngineerSalience Labs
- Field Application Engineer - Optical Circuit SwitchingSalience Labs
Need answers during your interview? Try Live Sarthi.
Live Sarthi, an Interview Sarthi app, shows answer suggestions during the call.
- Hidden from supported screen sharingThe overlay stays out of supported Windows screen captures.
- Answers start in about 1.5 secondsResponse time varies with your connection and model.
- From your own CVYour projects and your experience, not a generic script.
- 30 minutes freeThen ₹99 for a 2-day pass with unlimited calls — you pay for the days you are interviewing, not a subscription.
A Windows app, from the same team as ApplySarthi.
Listed on arbeitnow · posted 2026-11-04. ApplySarthi collects openings and links to application pages; the role is advertised by Salience Labs, not by us.